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SUMMARY
Processor designers adopted manycore architectures to curtail the rising power-
consumption levels and maintain performance scaling via parallelism. Despite its
success, the manycore paradigm has introduced unprecedented challenges to the de-
sign and operation of processors. The diverse applications that execute simultane-
ously on manycore platforms cause high runtime power and performance variations.
Power variations impact the reliability of chips, as well the cost of their cooling and
power-delivery systems. Moreover, the variability of performance has an impact on
the energy e#ciency and performance returns of manycore processors. The afore-
mentioned challenges have highlighted the need for runtime power and performance
management of manycore processors. However, the design of management algorithms
is challenging since power and performance are strongly dependent on the workload,
which cannot be determined apriori and exhibits wide and rapid runtime variations.
This dissertation seeks to show that sensitivity analysis provides runtime informa-
tion about the time-varying power and performance behaviors that enables the design
of adaptive management algorithms for manycore processors. Towards this goal, the
dissertation contributes adaptive algorithms that rely on runtime sensitivity (deriva-
tive) estimation to solve the problems of controlling the power and performance of
processor cores, maximizing the performance of manycore processors under a fixed
power budget, and optimizing the energy consumption of cache memories.
The first contribution is concerned with controlling the power of processor cores,
which is an essential component of controlling the power of manycore processors and
maximizing their performance. The design of core-power controllers that guarantee
xi
stability and rapid settling is challenging since power is a function of the time-varying
workload. The dissertation proposes an integral controller that tracks desired power
levels by adjusting core frequency settings. The derivative of the time-varying plant
(frequency-power functional relation) is estimated online and is used to adaptively
set the controller gain. The proposed adaptive controller is shown formally and
via detailed simulation to achieve rapid and robust tracking under diverse workload
conditions. In contrast, simulation results show that plant variations can degrade the
settling time of fixed-gain controllers designed using o"ine analysis.
The next contribution is concerned with the problem of regulating application
throughputs via adjustment of core frequency settings. Throughput targets are set
to ensure quality of service and improve energy e#ciency. The design of throughput
regulators is however challenging due to the wide range of application behaviors, and
the throughput fluctuations introduced by the memory hierarchy and speculative
execution employed in out-of-order processing. The dissertation proposes an integral-
control algorithm for throughput regulation, where the gain is adaptively set using the
sample derivative of the frequency-throughput functional relation that is found via
infinitesimal perturbation analysis (IPA). Simulation results show that the proposed
algorithm can precisely regulate the throughput of out-of-order processors under a
wide range of workload variations.
Next, the dissertation proposes a solution to the problem of chip power control,
which is concerned with maximizing the performance of manycore chips while ensuring
the power envelope stays below the chip power budget. Solving the chip power control
problem has central implications on the design of the processor cooling and power
delivery systems, and maximizing the performance gains of the manycore processing
paradigm. The proposed solution methodology decomposes chip power control into a
master problem, which is concerned with calculating a performance-maximizing par-
tition of the chip power budget between cores, and regulation subproblems, which are
xii
concerned with tracking the fractions of the power budget (power setpoints) assigned
to each core. The regulation subproblems are solved using the core-power regula-
tors described earlier. The master problem is solved using an iterative constrained-
optimization scheme based on the method of gradient projection that calculates the
power setpoints using the sample power-throughput derivative calculated at each core.
The power setpoints calculated by the master algorithm satisfy the chip power budget
constraint, as well the the core-level finite DVFS settings. Simulation results, per-
formed using a detailed multicore processor simulator and industry-standard bench-
marks, show that the proposed solution controls the power envelope more precisely
and yields higher performance than state of the art.
Finally, to optimize the energy consumption of cache memories, we propose an
iterative optimization algorithm based on the method of gradient descent. The pro-
posed algorithm is an adaptive version of the cache decay technique , which switches
o! cache lines predicted to be unused to save their leakage energy, but may result
in energy overheads in case of mispredictions. The proposed algorithm adaptively
sets the cache-decay parameters to balance the tradeo! between cache leakage-energy
savings and the energy overheads of induced misses, thereby optimizing cache energy
under variable access patterns.
The application of the proposed adaptive algorithms within a manycore processor
is illustrated in Fig. 1, and a summary of the role of sensitivity analysis across
the tackled problems is provided in Fig. 2. Technology trends point to growing
behavioral variability in manycore processors, due to the increased levels of core
integration and the adoption of heterogenous architectures that combine few complex
out-of-order cores with numerous simple in-order cores. The increased behavioral
variability presents strong incentives for adopting sensitivity-based algorithms that
achieve adaptive, low-complexity, and robust management of manycore processors.
xiii
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Manycore Processor
Chip-Level Power Control (Chapter 5)
Core-Level  Power and Performance Regulation (Chapters 3/4)
Cache Energy Optimization (Chapter 6)
Figure 1: Application of the proposed algorithms in a manycore processor
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Microprocessors have historically enjoyed exponential performance growth due to
device-geometry scaling (Moore’s Law), which allowed fabricating smaller and faster
transistors [1], and Dennard scaling [2], which allowed scaling supply voltages to
maintain a!ordable chip power envelopes. The diminishing voltage-scaling margins in
the past decade, coupled with the static power-rise [3], have drastically elevated power
consumption, and risked operating in temperature regimes beyond the capability of
existing cooling solutions [4]. This so called Power Wall has disrupted the trend of
performance growth via frequency scaling, and presented serious challenges to the
economic model of the semiconductor industry, where the great costs of developing
new technology nodes are justified by performance returns [5].
Processor designers adapted to these power challenges by changing the micropro-
cessor blueprint from a single high-power, high-speed core, to multiple reduced-power,
reduced-speed cores [6]. This multicore shift aims at curtailing power growth and real-
izing the performance utility of transistor scaling via parallelism, instead of processor
speeds. While the shift has been so far successful in averting the negative outcomes
of the power wall, the performance of computing systems remains largely constrained
by power consumption [7].
In the embedded computing domain, which is characterized by an increasing de-
mand for performance and modest improvements in battery capacities, minimizing
power consumption is a central design goal to improve the energy e#ciency of plat-
forms [8]. A pressing need for energy e#ciency is also present in large-scale data
centers, where the escalating energy costs are bringing to bear heavy financial costs
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and negative environmental impacts [9]. Moreover, the number of housed servers,
which represents the performance return on the high setup and operating costs of
data centers, is limited by the capacity of the power distribution and cooling systems
[10, 11, 12, 13]. In fact, the performance potential of multicore processors in general
will be constrained by power consumption, since a fraction of the cores may need to
be turned o! to ensure the power envelope is below the chip power budget [7, 14].
The manycore shift has also introduced unique power and temperature challenges
to the design and operation of microprocessors. Due to the diverse applications that
execute simultaneously, manycore processors generate increasingly-variable power en-
velopes that are prone to exceeding the chip power budget and generating heat beyond
the capacity of the processor cooling system. Heat has a detrimental e!ect on chip
reliability, since it is linked to many mechanisms behind transient and permanent pro-
cessor faults such as timing failures and accelerated wear [15], and catastrophic chip
failures due to thermal migration [3]. Moreover, the distributed nature of manycore
execution generates spatially-nonuniform thermal fields, which reduces the e!ective
capacity of the cooling system and further undermines chip reliability due to mechan-
ical stress [16, 3]. Heat tolerance can be potentially improved with technologies such
as liquid cooling or refrigeration [16, 4]. Widespread adoption of these technologies
is however unlikely in the short term due to market considerations such as cost and
form factor [16].
The increased variability in the power envelope has emphasized the need for run-
time techniques that manage power and performance while the processor is executing
[17]. Runtime management can be achieved with several processor control variables,
the most e!ective of which is dynamic voltage-frequency scaling (DVFS) [18, 19, 20]
, since reducing the frequency and voltage of a processor in tandem leads to cubic
power reductions [4]. There are several challenges underlying the design of DVFS-
based management algorithms. First, the implementation environment (hardware or
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firmware) has limited computational resources and faces fast workload variations. The
low computational complexity and running time of the algorithmic solution are there-
fore important, as well as its scalability given the projected increase in the number
of cores on chip [21, 14]. Second, an integral step in management-algorithm design
is characterizing the relationship between the control variables and the outputs of
the processing system, namely power and performance. System characterization is a
fundamental challenge since the state of the processor varies rapidly and widely due
to the diverse program behaviors encountered at runtime. Within the state of the
art, system characterization was carried out either via o!ine analysis [17, 22, 23, 14],
or by constructing an online model using runtime observations [24]. O"ine analy-
sis tends to undermine the adaptability of management algorithms, since the mis-
match between online and o"ine workload conditions is highly likely [25, 26]. On the
other hand, empirical online estimation increases the complexity of the management
scheme, especially in manycore processors where the problem size (number of cores)
is projected to increase [14].
This dissertation contributes adaptive management algorithms for regulating the
power and performance of processor cores, maximizing the performance of manycore
processors under a fixed power budget, and optimizing the energy of cache memo-
ries. The central feature of the proposed algorithms is the use of sensitivity analysis
(derivative estimation) to provide runtime power and performance information to
adapt to the rapid workload variations. Thus, this dissertation seeks to show that
sensitivity analysis enables the design of e!ective and scalable power and performance
management algorithms for manycore processors.
To regulate the power of processor cores, we propose a DVFS-based integral con-
troller whose gain is adaptively set using the derivative of the frequency-power func-
tional relation found via sensitivity analysis. Formal analysis and simulation results
show the rapid settling time and robustness of the proposed core-power regulator.
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Next, we propose a DVFS-based algorithm for application-throughput regulation that
improves the energy e#ciency and performance predictability of execution. The pro-
posed algorithm is an integral controller with an adaptive gain set using the sample
derivative of the frequency-throughput relation calculated via infinitesimal perturba-
tion analysis (IPA). Simulation results show that the proposed algorithm tracks the
targeted throughput under rapid workload variations.
Next, the dissertation proposes a solution to the problem of chip power control,
which is concerned with maximizing the performance of manycore chips while ensuring
the power envelope stays below the chip power budget. Solving the chip power control
problem has central implications on the design of the processor cooling and power
delivery systems, and maximizing the performance gains of manycore processors. The
proposed solution methodology decomposes chip power control into a master problem,
which is concerned with calculating a performance-maximizing partition of the chip
power budget between cores, and regulation subproblems, which are concerned with
tracking the fractions of the power budget (power setpoints) assigned to each core.
The regulation subproblems are solved using the core-power regulators described ear-
lier. For the master problem, we propose an iterative constrained-optimization scheme
based on the method of gradient projection that calculates the power setpoints using
the sample power-throughput derivative at each core. The power setpoints calculated
by the master algorithm satisfy the chip power budget constraint, as well the the
finite core-level DVFS settings. Simulation results, performed using a detailed multi-
core processor simulator and industry-standard benchmarks, show that the proposed
chip-power control solution controls the power envelope more precisely and yields a
higher performance margin than state of the art,
Finally, to optimize the energy consumption of cache memories, we propose an iter-
ative optimization algorithm based on the method of gradient descent. The proposed
algorithm is an adaptive version of the cache decay technique [27], which switches
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o! cache lines predicted to be unused to save their leakage energy, but may result in
energy overheads in case of mispredictions. The proposed algorithm adaptively sets
the cache decay parameters to maximize energy savings under a variable workload.
The remainder of this chapter reviews the literature of power and performance
management problems. Chapters 3 and 4 discuss the sensitivity analysis and regu-
lation algorithms for power and performance, respectively. Next, the proposed chip
power control solution is presented in Chapter 5. The adaptive cache-decay algo-




DVFS-based proposals in the literature tackle a variety of power and performance
management problems. A class of proposals was concerned with regulating applica-
tion throughputs to improve the performance predictability and the energy e#ciency
of execution [8, 28, 29, 30, 31, 32]. Lu et. al. used synthetic workloads to demon-
strate the e#cacy of DVFS in stabilizing the throughput and improving the energy
e#ciency of multimedia workloads [8]. Wu et. al. [28] and Juang et. al. [29]
proposed schemes for controlling the queuing occupancy of processors by adjusting
core DVFS settings. Throughput regulation can be potentially achieved using these
schemes, since the queuing occupancy maps to throughput. However, it is challeng-
ing to determine the mapping between queuing occupancy and throughput since it is
application dependent.
Suh et. al. proposed adjusting the DVFS settings to regulate throughput using a
proportional-integral-derivative (PID) controller [31]. The controller gains are calcu-
lated o"ine using a task training set. The authors report reasonable tracking provided
the runtime workload does not deviate significantly from training set, limiting appli-
cation to known workloads. Herbert et. al. [33] proposed a heuristic that searches
the DVFS space of a multicore processor for a combination that maximizes energy
e#ciency. In contrast to the aforementioned works, the performance-regulation algo-
rithm reported in Chapter 4 is concerned with tracking throughput targets specified
externally; e.g. by the operating system (OS), via an integral controller whose gain
is calculated adaptively using the sample-throughput derivative.
DVFS is also the basis of several proposals for chip power control, which is a con-
strained optimization problem concerned with maximizing the performance of many-
core processors while ensuring that the power envelope is kept below the chip power
budget [17, 34, 35, 21, 22, 23, 24, 36, 14]. Solving the chip power control problem
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has central implications on the physical design of processors and their power deliv-
ery and cooling systems, and on maximizing the performance gains of the multicore
paradigm [14]. Intel Montecito; a dual-core Itanium processor, was equipped with a
control system comprising power and temperature sensors and a dedicated microcon-
troller, which successfully controlled power and temperature using chip-wide DVFS
[37]. Subsequently, most of the commercial processors came equipped with per-core
DVFS settings, which improved the control accuracy. Heuristics were the basis of
several chip-power control proposals in the literature [17, 34, 35, 21]. The heuristic
approaches included trial-and-error adjustment of core DVFS settings [17, 21], and
exhaustive search of the per-core DVFS space using o"ine-generated power and per-
formance predictive models [17]. Later works [24, 14] have shown the drawbacks of
heuristic-based approaches, which include prolonged algorithm running times, impre-
cise control, and limited performance. Feedback-control algorithms were adopted by
several proposals to increase the robustness to model estimation errors and provide
theoretical guarantees on algorithm performance. Mishra et. al. [22, 23], proposed a
power-budgeting scheme where the chip power budget is partitioned between voltage
islands to maximize chip performance. The power setpoints assigned to each voltage
island are tracked by adjusting the local DVFS settings using PID control. Stability
of the local PID controllers is not guaranteed since they are designed using average of-
fline analysis. Moreover, since it does account for the limited DVFS settings available
at each voltage-island, the scheme may calculate infeasible power partitions.
Wang et. al. [24, 36] proposed a centralized scheme based on model-predictive
control (MPC) [24]. The relationship between core DVFS settings and chip power was
modeled as a linear memoryless dynamical system, whose parameters were estimated
empirically at runtime. The authors demonstrated successful power and temperature
control on a quad-core Intel Xeon processor. However, the scheme yielded high com-
putational complexity and algorithm running time due to its centralized nature and
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the online model estimator which requires matrix inversion [22, 23, 14].
Ma et. al. [14], proposed a power control scheme for many-core processors running
single and multi-threaded workloads. The scheme uses an integral controller that
adjusts the chip frequency quota, defined as the aggregate frequency of all the cores, to
ensure the chip power envelope tracks the budget. The gain of the integral controller is
calculated o"ine to guarantee stability by assuming worst-case plant conditions. The
chip frequency quota calculated by the integral controller is then partitioned between
the cores to maximize fair performance. The frequency-quota partitioning algorithm
does not account for the limited range of DVFS settings available at each core. Thus,
it may calculate infeasible DVFS settings that negatively impact chip power tracking
and performance. Moreover, the reliance of the scheme on o"ine analysis, both in the
design of the power controller and in estimating application performance necessary for
fair performance maximization, makes the scheme less adaptive to the rapid variations
in power and performance behaviors at runtime. In contrast, the chip power control
scheme proposed by this dissertation achieves adaptation by characterizing the power
and performance behaviors online using derivative estimation, it accounts for the
constraints imposed by limited core DVFS settings. The simulation results, using
a detailed microprocessor simulator and industry standard benchmarks, presented
in chapter 5 show that the proposed power-control scheme can achieve higher power
tracking accuracy and fair chip performance than the state of the art scheme proposed
in [14].
The literature also includes works that used feedback control in conjunction with
DVFS to control the power of high-density servers [10], enclosures [12], and large-scale
data centers [11, 13]. The works described in this dissertation are concerned with
power and performance management of processors. Extending sensitivity analysis for
other compute settings is a potential avenue for future research.
Improving the energy e#ciency of cache memories using adaptive mechanisms has
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been the goal of several proposals [27, 38, 39], which attempt to minimize unnecessary
leakage-energy costs during cache operation. Cache decay [27] is an energy-e#ciency
enhancement technique that minimizes the residency times of dead cache lines, which
consume leakage energy in the interval between the last hit and line eviction. It
predicts a cache line to be dead if it remains idle for a duration longer than a thresh-
old termed the decay interval, and subsequently turns the line o! using a Gated-
Vdd mechanism. However, non-ideal prediction of dead lines induces extra cache
misses that lead to energy and performance overheads. Moreover, the calculation of
the cache-decay value that balances the tradeo! between leakage-energy savings and
induced-miss energy losses requires an adaptive scheme since it varies with the work-
load. [38] proposed an adaptive cache-decay scheme that controlled the induced miss
rate caused by cache decay using an ad-hoc algorithm. Subsequently, [39] proposed
a proportional-integral (PI) controller for tracking the induced miss rate. Instead of
setting a reference miss rate, the work described in Chapter 6 proposes an adaptive
mechanism that used the gradient-descent algorithm to directly set the cache-decay





Manycore architectures were adopted by processor designers after single-core per-
formance growth, which was sustained by increasing clock frequencies and power-
ine#cient instruction-level parallelism (ILP) extraction techniques, became practi-
cally infeasible due to excessive power dissipation [4]. Manycore processors aim at
exploiting technology scaling to deliver power-e#cient performance growth via par-
allel execution of single and multiple-threaded applications on an increasing number
of cores [40]. A high-level view of manycore processors is shown in Fig. 3, which are
comprised of multiple cores and cache memories that communicate via an on-chip
interconnect. The manycore processor is connected via a bidirectional bus interface












Figure 3: Block diagram of a manycore processor
Cores may execute in out-of-order or in-order fashion. In-order cores, shown in
Fig. 4, employ a simple pipeline where the instructions are fetched, executed, and
retired in the same order. Their simple microarchitecture yields reduced area and
power consumption compared to out-of-order processors, but results in lower number
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of executed instructions per cycle (IPC).
Instruction Fetch Instruction Decode Execute Memory Access Write Back
Figure 4: In-order core pipeline
Out-of-order cores, whose high-level view is shown on Fig. 5 relax the order of exe-
cution to exploit instruction-level parallelism (ILP), and employ aggressive pipelining
and speculative execution to maximize the average number of instructions executed
per cycle. Out-of-order cores yield higher performance compared to in-order cores,


















Figure 5: High-level of an out-of-order core
While several processor products are configured in a homogenous fashion, where
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all the cores share the same microarchitecture, there are strong incentives for het-
erogenous (asymmetric) manycore processors that provide a mix of core microarchi-
tectures that deliver comparable performance to homogenous manycore processors at
lower power densities [41], which reduces the cost of the cooling system and improves
its e#ciency [16].
While the manycore-processing paradigm has reduced the rate of chip power
growth, power consumption remains a major constraint on the design and opera-
tion of processors. The major components of processor power consumption are due
to switching, leakage, and short-circuit losses [4]. Switching-loss (dynamic) power is
dissipated due to the switching of logic gates, and is a function of the capacitance and
activity factor of the processor, as well as its supply voltage and clock frequency. Dy-
namic power was the dominant power component in pre-180 nm technologies. Since
then, technology scaling has been accompanied by an increased leakage-power com-
ponent due to the reduction of threshold voltages [4]. Despite the power-dissipation
growth of other system-level components such as DRAM, which consumes up to 40%
of server-level power, the power consumption of computing system is still largely
dominated by processors [42].
The increased processor power consumption, both in its dynamic and leakage
components, resulted in elevated chip-temperature levels that present challenges to
the design of the chip cooling system [16, 3]. The capacity of the cooling system
translates to a thermal-design power (TDP) that must not be exceeded by the chip
at runtime. The TDP is set to reflect the power consumption of realistic execu-
tion scenarios [16], which yields significant cost savings compared to over-provisioned
cooling systems that target the rarely-occurring peak processor power consumption.
However, the chip power envelope is unpredictable at runtime and may exceed the
prescribed TDP, which negatively impacts chip reliability. Processors are therefore
equipped with power control variables, the most e!ective of which has been core
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dynamic voltage-frequency scaling (DVFS) [18, 19, 20, 4], to ensure the chip power
envelope is inline with the cooling system specifications.
To maximize the performance returns of manycore scaling, runtime chip power
control must be carried out with minimal performance impact. Quantifying the per-
formance of manycore processors is di#cult since it involves balancing single-program
performance with overall system throughput [43]. Moreover, it must be capture other
goals such as fairness, which ensures that all programs coexecuting on the manycore
platform and share its resources experience equal benefit relative to when they are
executing individually [43]. An initial manycore performance performance was IPC
throughput, which is defined as the sum of the IPCs of the executing programs. The
drawback of the IPC-throughput metric was that it did not capture an notion of
fairness, and therefore can be maximized by favoring applications with inherent high-
IPC. Recently, the harmonic mean of IPC speedups was proposed by [44] and adopted
by several works [45, 14] as a performance metric that captures a better notion of fair-
ness. However, the quantification of performance and fairness in a manycore setting





The power constraints and the distributed nature of computing systems have high-
lighted the need for precise local power control. In manycore processors, power control
at the core level is an essential component of budgeting schemes that partition the
chip power budget between cores to maximize performance [22, 23]. In the data-
center domain, power control at the blade (server) level is critical to reducing the
costs of cooling and enabling power shifting between servers to maximize data-center
performance [46, 11, 13].
Several power control proposals relied on adjusting DVFS settings using o"ine
model-driven feedback control algorithms [46, 11, 13, 24, 22, 23, 14]. O"ine model
construction is illustrated in Fig. 6, and it involves running a representative set of
programs on the compute platforms to generate a model of the relationship between
DVFS settings and power (plant). The o"ine plant model is then used to set the
parameters of the power control algorithm. Proportional [46], and integral [11] control
laws were proposed to control the power of blade servers based on an o"ine linear
plant model. A similar plant modeling approach was adopted in [22, 23] to design
a proportional-integral-derivative (PID) algorithm to control the power of voltage-
islands in chip multiprocessors. Given the wide range of program characteristics,
the plant experiences high variations at runtime, which may negatively impact the
tracking of o"ine-designed power controllers.
This chapter introduces an adaptive law for controlling the power of processor







Target Platforms Offline Plant Models
Figure 6: O!ine plant characterization
integral controller whose gain is calculated online via estimation of the derivative
of frequency-power functional relation. The chapter discusses the runtime estima-
tion of the frequency-power derivative, and analyzes its accuracy using simulation.
Moreover, it analyzes the convergence and stability properties of the control law,
and formally shows that rapid settling time can be attained under wide range of
derivative-estimation errors. Using a cycle-level multicore simulator and industry-
standard benchmarks, the proposed control law is tested under various workloads
and core microarchitectures, and was found to yield faster settling time than o"ine-
designed fixed-gain controllers. Chapter 5 discusses the use of the core-power control
law in conjunction with an iterative optimization algorithm to solve the problem of
maximizing chip performance subject to chip-level power budget constraints.
3.2 Control Law
Consider the discrete-time scalar system shown in Figure 7, where the plant is modeled





Figure 7: Power control system
(discrete) time and gn : R # R is the function defining the system at time n. Let
Ps be a given reference input, and suppose that the purpose of the controller is to
regulate the output in the sense that limn!" Pn = Ps. To this end we use an integral
controller of the form
!n = !n#1 +Knen#1 (1)
for a suitable gain Kn > 0, where the plant is defined as
Pn = gn(!n), (2)
and it is evident from Figure 7 that
en = Ps $ Pn, (3)
for all n = 1, . . .. Thus, once the gains Kn, n = 1, 2, . . . are specified, Equations
(1)-(3) define the closed-loop system in a recursive manner. Suppose that at time n
the function gn(·) is known, we have a measurement of the control signal !n#1, and
are able to compute the derivative term g
!






We point out that if the plant is time invariant, namely gn(·) = g(·), then the
recursive computation of en, defined by Equations (1) - (4), e!ectively is Newton’s
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method for finding a zero of the equation e(!) = Ps$ g(!) = 0. In this case, we have
the following well-known result: there exists a positive constant 0 < " < 1 such that
for every n = 1, 2, . . .,
1. If en#1 % 0 then
en & 0. (5)
2. If en#1 & 0 then
"en#1 & en & 0. (6)
This implies that |en| & A"n for some A > 0 for n = 3, 4, . . . , and hence the error
term en converges exponentially-fast to zero. Consider now the time-varying case,
where the closed-loop system is defined via Equations (1) - (4). It can be shown that
a positive constant 0 < " < 1 exists such that for every n = 1, 2, . . .,
1. If en#1 % 0, then
en & gn#1(!n#1)$ gn(!n#1). (7)





& en & gn#1(!n#1)$ gn(!n#1). (8)
Proofs of the above inequalities are included in Appendix A. Equations (7)-(8)
imply that under a time-varying plant, Pn converges exponentially-fast toward a band
(tolerance) around the target level Ps, and the width of the band depends on how fast
the plant varies. The next section discusses the estimation of the frequency-power
derivative g$n(!n).
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3.3 Frequency-Power Derivative Estimation
Consider a core with a frequency ! and a supply voltage V . The power dissipation at
the core is a function of both the voltage and the frequency, as well as the workload.
Denoted by P (!, V, t), it has the following form,
P (!, V, t) = #(t)CV 2!+ PL(V, t). (9)
This equation, derived from basic physical principles, has been established in the
literature; see, e.g., [47, 4]. The first term in its right-hand side (RHS), #(t)CV 2!, is
the dynamic-power component resulting from the switching activity, and the second
term, PL, is the leakage power. The term #(t) is a time-varying workload parameter
representing the switching activity of the processor’s logic gates, and C is the total
processor capacitive load. The leakage power PL depends on the voltage setting
and the processor temperature. Equation (9) presents an incentive for selecting low
supply voltages, since P depends on V in a quadratic fashion. However, there exists a
frequency-dependent bound on how low V can be set. Reducing the supply voltage of
CMOS circuits generally increases their propagation delay [48], and this may violate
timing constraints requiring all propagation delays to be less than the clock period
$ = 1" . Therefore, manufacturers specify a mapping V (!), determined at design time,
to guide the selection of voltage levels as a function of frequency. In light of the
voltage-frequency dependence, Equation (9) can be re-expressed as
P (!, t) = #(t)CV (!)2!+ PL(V (!), t), (10)















The utility of power-derivative estimation is especially attained at run-time, where
it can be implemented as a component of power-control schemes. Typically, these
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schemes operate at low levels that favor low-complexity implementations, and are
invoked with periods in the range of 2 $ 40 milliseconds [24]. The power derivative
is amenable to a real-time implementation upon approximations described in the
sequel. First, the RHS of the gradient (the leakage-power component) is dropped
given the dominance of the dynamic power both in terms of the magnitude and rate
of variations. Innovations in VLSI manufacturing, most notably high-% dielectrics
[49], have reduced leakage power to 18% of the total power consumed by the Intel
Dunnington processor [50]. The contribution is reported to have been reduced further
in recent processors such as Intel Westmere [51]). Moreover, temperature-induced
variations in leakage power occur at a much slower rate compared to those induced
by the workload. Therefore, relative to the dynamic-power term, the leakage power
can be treated as a constant. Second, the mapping between voltage and frequency is
assumed to be well approximated by an a#ne function of the form
V (!) = m!+ V0, (12)
which can be numerically determined o"ine using the voltage-frequency values
acquired from the manufacturer’s data sheet. The voltage setting in general increases
with frequency (please see [20, 37] for empirical evidence), yielding a strictly positive
power gradient. Direct estimation of the activity factor #(t) is nontrivial. However,


































Implementing the above estimator at runtime requires measuring the total power
and the leakage power of the core; a capability that is readily available in commercial
processors such as Intel Sandy Bridge [52]. To assess the accuracy of the power







where $P (!) = P (! + $!) $ P (!) is the change in power upon perturbing the
frequency ! by a small amount $!, which is acquired via simulation, and $!P $(!)
is the predicted change in power acquired via linear interpolation using the power
derivative P $(!). The relative error was assessed via simulation using a setup de-
scribed in the next section. Figure 8 plots the relative error of the power-derivative
estimator for the simulated programs, which are selected from the industry-standard
SPEC2006 benchmark suit. The plotted relative error is the average of three ex-
periments performed with di!erent frequency values ! ' [2.1, 2.4, 2.7] GHz, with a
frequency perturbation of $! = 50 MHz. The observed errors range from 1.8% to
7.8%, with an average of 4.11%.
3.4 Tracking Results
The proposed power control algorithm is evaluated using Zesto [53]; a detailed X86
microprocessor simulator, which is integrated with the McPAT tool [54] for microar-
chitectural power modeling. The simulated configuration, which is shown in Fig.
9, is an asymmetric multicore processor consisting of two in-order cores and two
out-of-order cores, where the core are equipped with private L1 and L2 cache mem-
ories, communicate via a 2 ( 2 mesh network. The configuration of the cores and
cache memories are listed in Table 1. The simulated programs are drawn from the
industry-standard SPEC2006 benchmark suit. Detailed simulation is performed for
20
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Figure 8: Error analysis of the power-gradient estimator
a period of 100 ( 106 instructions, and is preceded by fastforwarding 1 ( 109 in-
struction to warm up the processor and memory state. The control period of the
regulation algorithm is set to 5 ( 10#3 seconds. The proposed adaptive-gain con-
troller is compared to fixed-gain integral controllers whose gain is drawn from the
set K = [25, 50, 75, 100, 150, 270, 385, 500]. Controllers are evaluated based on their
settling time, which is the time taken to reach within ±5% of the power set-point.
The initial frequency and supply voltage for each tracking experiment is set to 3GHz
and 0.9V, respectively.
First, we present tracking results using an out-of-order core driven by programs
of varying behavior. In this setting, the power profile is strongly dependent on the
activity factor #(t) intrinsic to the workload. High switching activity is generally as-
sociated with compute-intensive programs that have high instruction-level parallelism
(ILP) and limited memory accesses, resulting in high core utilization. On the other
hand, low-ILP and memory-bound programs experience lower core utilizations that



















Figure 9: Simulated Asymmetric Multicore Processor Configuration
Table 1: Machine configuration for power tracking
Parameters Out-of-order Core In-order Core
Architectural Configuration
ISA x86 IA32
Pipeline Depth 20 stages 16 stages
Fetch/Decode 4 instructions 2 instructions
Execution 6 ports 3 ports
L1 Cache 4-way 32KB 4-way 32KB





the workload as will be shown in the sequel. Consider the tracking results plotted in
Figure 10(a) and 10(b) for the programs deal and omnetpp respectively. The initial
frequency !0 is set to !max = 3(109 Hz, and the set-point is chosen as Ps = P (!max).
Under both programs, the proposed controller adapted the gain to achieve a rapid
settling time of 3 control periods (15 milliseconds). Comparable settling times were
observed when the gain was fixed at 75 and 150 for deal and omnetpp respectively.
The workload-induced variation in the static gains underscores the disadvantage of
o"ine-designed controllers, since selecting a gain of 75 would severely degrade the
settling time in omnetpp, whereas selecting 150 would cause oscillations for deal.
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The advantages of the adaptive-gain controller are observed over a wider bench-
mark set as summarized in Figure 11. The average settling time of the adaptive
algorithm is 0.0108 seconds, which is approximately 50.7% of the fastest static set-
tling time (0.0217 seconds at K = 150).
Next, the strong relationship between the controller gain and the the underlying
core microarchitecture is illustrated by executing the same program on the asymmetric
multicore configuration shown in Fig. 9. The out-of-order core employs aggressive
pipelining and speculation to exploit instruction-level parallelism, yielding a higher
number of instructions executed per cycle (IPC) and power compared to the less-
sophisticated in-order core. Figures (12-14) show the power-tracking results of the
asymmetric multicore chip, using benchmark milc for adaptive gain, high fixed gain
(K = 500), and (c) low fixed gain (K = 25) controllers. Each core executed the same
benchmark and the execution was partitioned into three phases. For each phase the
power set-point was changed for each core as shown in Table 2. The power budgets
are shown as dotted lines in the figure. We can observe how well the adaptive gain
and static gain controllers track and maintain new power budgets.
Table 2: Set-points for multicore power tracking
Core Phase 1 Phase 2 Phase 3
Core0 (in-order) 6.5 W 5.5W 7.5W
Core1 (in-order) 6.5 W 7.5W 5.5W
Core2 (out-of-order) 12 W 10W 12W
Core3 (out-of-order) 12 W 14W 12W
The adaptive gain controller tracked the varying reference signals within 3 control
periods (15 ms) for both in-order and out-of-order cores. The high fixed gain controller
is as e!ective as the adaptive gain controller for the in-order cores but ine#cient for
the out-of-order cores. The performance di!erence is caused by the microarchitectural
di!erence between the two cores. Under the same workload, dPd" is greater in the out-of-
order case, since it has a higher capacitance C, and can execute more instructions per
unit time (larger #(t)) compared to the in-order processor. When the power budget
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is increased, the out-of-order processor requires a smaller frequency correction Ken
compared to the in-order case by virtue of its steeper power vs. frequency relationship.
Thus, it is expected that a high-enough gains may cause significant overshoot and
even oscillations in the out-of-order case while being beneficial in the in-order case as
shown in Figures (12 - 14).
3.5 Related Work
[46] proposed a proportional controller to regulate the power of blade servers. The
plant was modeled as a linear, memoryless system whose gain was found o"ine via
o"ine profiling. The control algorithm adjusted the processor DVFS setting using
the error (di!erence between the power-reference value and the actual power) scaled
by the reciprocal of the plant gain. Error integration is carried out as part of the
actuator; a first-order sigma-delta modulator, to achieve zero steady-state error. The
paper analyzed the convergence and robustness of the algorithm under errors in plant
modeling. Compared to [46], the control law proposed in this chapter regulates the
power of cores as opposed to blade servers. Moreover, it assumes a more general
(convex) plant and is formally shown to achieve achieve rapid settling time.
[22, 23] proposed a scheme where the power budget of a chip multiprocessor is
partitioned between voltage islands to maximize performance. The power fractions
assigned to each voltage island are tracked using a proportional-integral-derivative
controller (PID), which is designed using an o"ine-generated average linear system
model. The reliance on average o"ine profiling renders the approach prone to insta-
bility if the runtime plant deviates from the o"ine plant. In contrast, the stability and
rapid tracking of the proposed control law is formally shown, as well as its robustness
to derivative estimation errors.
24









































Figure 10: Power tracking for dealII and omnetpp
25
values (K = 100 ) result in oscillations, whereas
smaller gain values yield slower settling time. On
the other hand, a wider gain margin is observed in
Fig. ?? (b) for omnetpp, where the static gain is
doubled K = 150 compared to dealII in order to
achieve the same settling time. As shown in sec-
tion 3, gain is calculated as the inverse of the power
derivative. In the case of dealII — a compute in-
tensive floating point application— power and it’s
derivative are high, resulting in a smaller gain mar-
gin. This margin increases for omnetpp which is less
compute-intensive. This variation between bench-
marks makes o⇥ine analysis costly; as a wider gain
range has to be searched. Moreover, it will result in
either : settling-time degradation, or controller in-
stability if a fixed-gain value that performs well for
one benchmark is used for all workloads. In fact, the
gain of a deployed controller based on static analysis
is usually chosen to ensure stability [?, ?]. For this
benchmark sample, it implies that a fixed-gain con-
troller will have K = 75, therefore degrading the
settling time of omnetpp to 25 milliseconds (67%
slowdown). Fig. ?? summarizes the settling times
of the adaptive and static gain values across bench-
marks. For all benchmarks, the adaptive algorithm
is faster (or equally fast) compared with the best-
performing static-gain setting.
































































































Figure 1: Settling Time Comparison shown
for dealII and omnetpp
5. CONCLUSIONS
This paper proposes a novel online algorithm for
tracking processor power budgets. The algorithm




























Figure 2: Settling Time Comparison
uses an integral controller to adjust the voltage-
frequency operating point to track a desired budget.
Unlike earlier approaches, controller gain is set dy-
namically using a novel, application-agnostic char-
acterization of the time-varying power-frequency re-
lationship to ensure rapid settling time. The charac-
terization requires online power measurements, and
o⇥ine knowledge of voltage-frequency relationships
acquirable from manufacturer data sheets. Simu-
lation results, using a cycle accurate microproces-
sor simulator and SPEC2006 benchmarks, show the
proposed algorithm achieving faster settling time
than any static setting of the controller gain.
6. APPENDIX
The purpose of this appendix is to derive the in-
equalities stated in Fact 1 and Fact 2. We observe
that Fact 1 is a special case of Fact 2 corresponding
to the time-invariant case where  n =   (a con-
stant), and hence we will only derive the results
stated in Fact 2.
Note that the function f has the following prop-
erties:
• f(⇥) is convex, monotone increasing, and f(⇥) >
0 for every ⇥ in the range of frequencies.
We will use the following ine1qualities concerning
convex functions: Let f : R ⌅ R be a convex func-
tion. Then for every x ⇧ R and  x ⇤ 0,
f
0




Now consider the system under discussion, where
tracking will be shown to be attained if we set the
controller’s gain toKn =
1
 f 0 (⇥n 1)
. By the frequency-
power relation,
en = Ps   Pn = Ps    nf(⇥n)  PL
= Ps    nf(⇥n 1 +Knen 1)  PL.
Figure 11: Settling-time comparison
A. Evaluation Platform
The evaluation platform consists of a cycle-level X86
processor simulator [12] integrated with the McPAT [13]
microarchitecture power models. The architectural and phys-
ical configurations of the simulated processor are provided in
Table I. We simulated the execution of benchmarks programs
from the SPEC2006 suite by extracting program traces to
drive a 4 core multicore processor interconnected in a 2x2
mesh configuration. The processor is an asymmetric proces-
sor with 2 out-of-order cores and 2 in-order cores. Power
measurements and controller invocations occur every 5ms.
We evaluated the proposed adaptive-gain integral controller
and a set of fixed-gain integral controllers with gain values
given in K = [25,50,75,100,150,270,385,500]e6. The initial
frequency and supply voltage for each tracking experiment
is set to the 3GHz and 0.9V, respectively.
TABLE I
SIMULATED PROCESSOR CONFIGURATION
Parameters Out-of-order Core In-order Core
Architectural Configuration
ISA x86 IA32
Pipeline Depth 20 stages 16 stages
Fetch/Decode 4 instructions 2 instructions
Execution 6 ports 3 ports
L1 Cache 4-way 32KB 4-way 32KB






POWER TRACKING PHASE FOR ASYMMETRIC PROCESSOR
Core Phase 1 Phase 2 Phase 3
Core0 (in-order) 6.5 W 5.5W 7.5W
Core1 (in-order) 6.5 W 7.5W 5.5W
Core2 (out-of-order) 12 W 10W 12W
Core3 (out-of-order) 12 W 14W 12W
B. Tracking Analysis
Equations 1-4 were implemented within the simulation
model configured as noted in Table I. The activity factors
were estimated by counting the number of executed instruc-
tions in every sampling period. Figure 2 shows representative
runtime power tracking results of the SPEC2006 milc
benchmark for i) adaptive gain, ii) high fixed gain (K =
500), and iii) low fixed gain (K = 25) controllers. Each
core executed the same benchmark and the execution was
partitioned into three phases. For each phase the power
budget was changed for each core as shown in Table II.
The power budgets are shown as dotted lines in the figure.
We can observe how well the adaptive gain and static gain
controllers track and maintain new power budgets.
(a) Adaptive gain controller
(b) High fixed gain controller (K = 500e6)
(c) Low fixed gain controller (K = 25e6)
Fig. 2. Runtime power tracking results of asymmetric cores.
The adaptive gain controller tracked the varying reference
signals with a time of around 15ms for both in-order and out-
of-order cores. The high fixed gain controller is as effective
as the adaptive gain controller for the in-order cores but inef-
ficient for the out-of-order cores. The performance difference
is due to the microarchitecture heterogeneity between the two
cores. The out-of-order core which has a wider and deeper
pipeline can execute more instructions. Thus when the power
budget is increased (and hence voltage-frequency) the high
gain causes significant overshoot. In contrast the in-order
core is limited in its ability to increase its execution capacity
and therefore the high gain is not disruptive as the power
budgets are increased. On the contrary, the inertia of the low
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Figure 12: Adaptive gain controller
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A. Evaluation Platform
The evaluation platform consists of a cycle-level X86
processor simulator [12] integrated with the McPAT [13]
microarchitecture power models. The architectural and phys-
ical configurations of the simulated processor are provided in
Table I. We simulated the execution of benchmarks programs
from the SPEC2006 suite by extracting program traces to
drive a 4 core multicore processor interconnected in a 2x2
mesh configuration. The processor is an asymmetric proces-
sor with 2 out-of-order cores and 2 in-order cores. Power
measurements and controller invocations occur every 5ms.
We evaluated the proposed adaptive-gain integral controller
and a set of fixed-gain integral controllers with gain values
given in K = [25,50,75,100,150,270,385,500]e6. The initial
frequency and supply voltage for each tracking experiment
is set to the 3GHz and 0.9V, respectively.
TABLE I
SIMULATED PROCESSOR CONFIGURATION
Parameters Out-of-order Core In-order Core
Architectural Configuration
ISA x86 IA32
Pipeline Depth 20 stages 16 stages
Fetch/Decode 4 instructions 2 instructions
Execution 6 ports 3 ports
L1 Cache 4-way 32KB 4-way 32KB






POWER TRACKING PHASE FOR ASYMMETRIC PROCESSOR
Core Phase 1 Phase 2 Phase 3
Core0 (in-order) 6.5 W 5.5W 7.5W
Core1 (in-order) 6.5 W 7.5W 5.5W
Core2 (out-of-order) 12 W 10W 12W
Core3 (out-of-order) 12 W 14W 12W
B. Tracking Analysis
Equations 1-4 were implemented within the simulation
model configured as noted in Table I. The activity factors
were estimated by counting the number of executed instruc-
tions in every sampling period. Figure 2 shows representative
runtime power tracking results of the SPEC2006 milc
benchmark for i) adaptive gain, ii) high fixed gain (K =
500), and iii) low fixed gain (K = 25) controllers. Each
core executed the same benchmark and the execution was
partitioned into three phases. For each phase the power
budget was changed for each core as shown in Table II.
The power budgets are shown as dotted lines in the figure.
We can observe how well the adaptive gain and static gain
controllers track and maintain new power budgets.
(a) Adaptive gain controller
(b) High fixed gain controller (K = 500e6)
(c) Low fixed gain controller (K = 25e6)
Fig. 2. Runtime power tracking results of asymmetric cores.
The adaptive gain controller tracked the varying reference
signals with a time of around 15ms for both in-order and out-
of-order cores. The high fixed gain controller is as effective
as the adaptive gain controller for the in-order cores but inef-
ficient for the out-of-order cores. The performance difference
is due to the microarchitecture heterogeneity between the two
cores. The out-of-order core which has a wider and deeper
pipeline can execute more instructions. Thus when the power
budget is increased (and hence voltage-frequency) the high
gain causes significant overshoot. In contrast the in-order
core is limited in its ability to increase its execution capacity
and therefore the high gain is not disruptive as the power
budgets are increased. On the contrary, the inertia of the low
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Figure 13: High fixed gain controller (K = 500)
A. Evaluation Platform
The evaluation platform consists of a cycle-level X86
processor sim lator [12] int grated wit the McPAT [13]
microarchitec ure p wer mode s. The architectural and phys-
ical configurations of the simulated proc ssor are provided in
Table I. We simulated the xecution of benchmarks p ograms
from the SPEC2006 suite by extracting program traces to
drive a 4 core multicore proce sor interconnected in a 2x2
mesh configuration. The processor is a asymmet ic pr ces-
sor with 2 out-of-order cores and 2 in-order cores. Power
m asurements and controller invocations occu every 5ms.
We evaluated the proposed adaptive-gain integral controll r
and a set of fixed-gain integral controllers with gain values
given in K = [25,50,75,100,150,270,385,500]e6. Th nitial
frequency and supply voltage for each tracking experiment
is set to the 3GHz and 0.9V, respectively.
TABLE I
SIMULATED PROCESSOR CONFIGURATION
Parameters Out-of-order Core In-order Core
Architectural Configuration
ISA x86 IA32
Pipeline Depth 20 stages 16 stages
Fetch/Decode 4 instructions 2 instructions
Execution 6 ports 3 ports
1 4- ay 32KB 4- ay 32KB






POWER TRACKING PHASE FOR ASYMMETRIC PROCESSOR
Core Phase 1 Phase 2 Phase 3
0 i . 5. 7.
Core1 (in-order) 6.5 7.5 5.5
2 t 0
Core3 (out-of-order) 12 W 14W 12W
B. Tracking Analysis
Equations 1-4 were implemented within the simula ion
model configured as noted in Table I. Th activity factors
were estimated by counting the number of executed i struc-
tions in every sampling period. Figure 2 shows representative
ru time powe tracking results of t e SPEC2006 milc
benchmark for i) adaptive gain, ii) high fixed gain (K =
500), and iii) low fix d gain (K = 25) controllers. Each
co e executed the same benchmark and the execution as
partitioned into three phases. F r each phase the power
budget was changed for each core as shown in Table II
The power budgets are shown s dott d lines in the figure.
We can observe how well the adaptive gain and static gain
controllers track and maintain new power budgets.
(a) Adaptive gain controller
(b) High fixed gain controller (K = 500e6)
(c) Low fixed gain controller (K = 25e6)
Fig. 2. Runtime power tracking results of asymmetric cores.
The adaptive gain controller tracked the varying reference
signals with a time of around 15ms for both in-order and out-
of-order cores. The high fix d gain co troll r is a effective
as the adaptive gain controlle for t in-order cores but inef-
ficient for the out-of-ord r cores. The performanc difference
is due to the microa chitecture heterogeneity between th two
cor s. The out-of-order core which has a wider and deep
pipeline ca execute more instructions. Thus when the power
budget is increased (and h nce voltage-frequency) the high
gain causes sig ific nt overshoot. In contrast the in-order
core is limited in its ability to increase its execution ca acity
an therefore the high gain is ot disrupt v as the power
budgets are increased. On the contrary, the inertia of the low
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Preprint submitted to 2012 American Control Conference.
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Throughput regulation has been proposed to improve the predictability in real-time
embedded systems. In this setting, a-priori guarantees on task completion times
are required prior to implementation, which were traditionally acquired using worst
case execution time (WCET) analysis [55]. The drawback of this approach is that
the WCET bounds are conservative; peak performance is significantly reduced and
the bounds are rarely approached. Consequently, the use of WCET analysis has
generally been limited to in-order cores without caches. The successful application
to high performance out-of-order cores is more challenging. For example, as shown
in [31], execution-time uncertainty increases significantly in out-of-order processors
attributed to the use of speculation in the control path compounded by variability in
the memory hierarchy.
An early example of throughput regulation using DVFS is [30], which was geared to
improve the energy-e#ciency of hard real-time embedded systems. Recently, Suh et.
al. [31] proposed regulating the throughput of embedded out-of-order processors using
feedback control. The proposed algorithm is a proportional-integral-derivative (PID)
controller that adjusts the DVFS setting of the processor to track a desired throughput
level. The parameters of the controller (values of the gain of the proportional, integral,
and derivative components) are calculated o"ine. The authors report reasonable
tracking under minimal deviations between the o"ine and runtime plant.
The approach proposed in the next section is based on an integral controller
whose gain is adjusted online to achieve rapid throughput regulation under a variable
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workload. The gain computation is based on the sample derivative of the frequency-
throughput functional relation, estimated using infinitesimal perturbation analysis
(IPA).
4.2 Control Law
Consider the control system shown in Figure 15, where the output signal 'n denotes
the instruction throughput, measured as 'n =
Mn
Tc
, where Mn is the number of in-





Figure 15: Throughput control system
The reference input 's is the target throughput, and the control variable !n is the
clock frequency. The system shown in Figure 15 pertains to an instruction throughput
regulator that can be implemented at each individual core in a many-core processor.
Similar to the power control law proposed in chapter 3, we use an integral controller
defined as




is a time-dependent gain calculated using the sample derivative
of the frequency-throughput functional relation. The next section presents a brief
overview of out-of-order execution followed by a queuing model that captures its se-
mantics. The sample derivatives of the execution time and throughput of instructions
are then derived using IPA.
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4.3 Performance Sensitivity Analysis
Consider the processor model shown in Figure 16, which represents a generic de-
sign resembling most commercial processors [56]. The instruction-delivery subsystem
performs the tasks of instruction fetch and bu!ering, as well as branch prediction.
Fetched instructions enter a decode pipeline, after which are dispatched. During the
dispatch stage, instruction registers are renamed, and they are allocated an entry
in (i) the issue bu!er (whose entries are called reservation stations), and (ii) the re-
order bu!er (ROB). Issue-bu!er entries hold the operation and operands necessary
to compute it. Upon the availability of all operands and an appropriate execution
unit, instructions are issued, or sent to their respective functional unit for execution.
Results are sent back from the functional unit to the reservation stations and to the


















Figure 16: A generic out-of-order processor
Following execution, instructions can commit (leave the ROB, also called retire or
graduate) in the same order they were dispatched. This departure-order constraint,
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denoted as in-order commit, e!ectively makes the program behave as if executing on
a simple in-order pipeline composed of four primary units [6] as shown in Figure 17.
This allows dependences to be tracked and correct state to be recovered in the case of
trap or a branch misprediction, and confers instruction-level parallelism (ILP) gains
by allowing instructions to execute out-of-order.














Figure 17: Primary units of out-of-order execution
We rely on interval analysis proposed by Eyerman et. al. [56] to intuitively explain
the relationship between the clock frequency and the execution time . Interval analysis
focuses on the flow of instructions through the pipeline and the events that disrupts
it, which are called miss events. Figure 18 illustrates the concept, where the x-axis
represents Time, and the y-axis represents the instructions committed per cycle (IPC),
which alternate between zero and a maximum value representing the commit width.
An interval starts with a period of smooth flow of instructions followed by a miss event.
The beginning of the next interval is marked by the instant when instructions start
flowing smoothly again. The periods of smooth-instruction flow encapsulate execution
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in the core’s functional units and transitions between its pipeline stages, and their
durations are certainly a function of the core’s clock frequency. The dependence on
the clock frequency also applies to miss events serviced inside the core; e.g. cache
and table-lookaside bu!er (TLB) misses and branch mis-predictions. Conversely, the
duration of miss events processed in another clock domain; mainly load requests














Figure 18: Interval analysis of processor execution
We call any event processed outside the core asynchronous. Otherwise, the event
is called synchronous. Referring, to Figure 18, changing the clock frequency would
alter (stretch or compress) the whole region except for the asynchronous miss event of
interval 3. Suppose that the cycle count at the onset of asynchronous miss-event is C.
It can be seen that the slope of the execution time is equal to C, since increasing the
clock period $ # $ +$$ a!ects only the synchronous region, whose execution time
grows by C$$. Next, we present a queuing model of an OOO model that formally
captures these intuitive facts. Consider an instruction sequence Ii, i = 1, 2, .... to
be executed by a core operating with a frequency ! = 1$ . The following model is
constructed with reference to simplified processor model shown in Figure 17. Let us
denote the arrival (dispatch) time of instruction i as ai, and by #i the time i is issued
and starts executing at its designated functional unit. Furthermore, denote by (i the
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time i completes execution, and by di the commit (departure) time. The dispatch
time can be expressed as:
ai = )(i)$, (17)
where )(i) is an the cycle count at the dispatch instant. In practice, ai may contain
asynchronous events caused by instruction-cache misses, but are dropped given their
negligible contribution to execution time. Moreover, we make the approximation that
finite issue bu!er/ROB capacities do not cause dispatch stalls. Next, consider the
issue time of instruction i, denoted as #(i). Assuming unlimited functional units, if
all of instruction i’s operands are ready upon dispatch, it can be issued in the next
clock cycle, in other words #i = ai+$. If on the other hand an operand is not ready, i
can be dispatched in the cycle following operand readiness. Denote by k(i) the index
of the instruction producing the operand. Accordingly, #i = (k(i) + $, and the issue
time is given by:
#i = max {ai, (k(i)}+ $. (18)
Next, consider the execution time of instruction i. Instructions whose execution
is comprised only of synchronous events are called synchronous; these include arith-
metic operations and memory instructions that hit in the core cache. Otherwise,
instructions are denoted as asynchronous. Observe that asynchronous instructions
in practice may contain a synchronous execution component attributed to address
generation and core-cache access latency. This can be dealt with by treating the
synchronous component as a separate instruction whose output will be an operand to
the asynchronous component. The execution latency of synchronous instructions is
generally of the form n(i)$ where n(i) is an integer dependent on the type of instruc-
tion. On the other hand, since the execution of asynchronous instruction is carried
out in a di!erent clock domain, its execution latency can be represented as a constant





#i + n(i)$ : i is synchronous
#i + Tmem : i is asynchronous
(19)
Finally, the departure (commit) time can be expressed as:
di = max {(i, di#1}+ $ (20)
To define the IPA derivative , first define v(i) as
v(i) =
(
0 : i is synchronous
n(i) : i is asynchronous,
(21)
and
m(i) := max {m & i : Im arrived upon completion}. (22)
Proposition 1. The following equations (23) and (24) are in force for all i = 1 . . .M .
#$i($) =
(
#$k(i)($) + v(k(i)) + 1 : Ii stalled by a data dependency





m(i)($) + v(m(i)) + i$m(i) + 1, (24)
Proof. The above follows by direct application of equations (17) - (20). First, consider
equation (23). If Ii issues upon arrival, then by (18) #i = ai + $. By (17), and taking
the derivative, #$i = )(i) + 1. This is the second case of (23).
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On the other hand, suppose Ii stalls upon arrival due to a data dependency.
By (18), #i = (k(i) + $. Now there are two sub-cases: (i) Ik(i) is a synchronous
instruction, and (ii) Ik(i) is an asynchronous memory instruction. In sub-case (i), by
(19) we have that (k(i) = #k(i)+n(k(i))$, hence #i = #k(i)+n((k(i)+1)$; consequently
#$i = #
$
k(i) + n(k(i) + 1, which is the first case of (23).
In sub-case (ii), (19) implies that (k(i) = #k(i)+Tmem, hence #i = #k(i)+Tmem+ $.
Consequently, #$i($) = #
$
k($) + 1, which is the first case of (23). This establishes
equation (23) under all situations.
Next, consider Equation (24). By (20), if Ii is stalled after it’s execution due to in-
order commit enforcement, then di = di#1+$, otherwise di = (i+$. Therefore, we have
that di = dm(i)+(i$m(i))$ = (m(i)+(i$m(i)+1)$. Hence d$i($) = ($i($)+(i$m(i)+1).
By (19), ($m(i)($) = #
$
m(i)($) + v(m(i)), from which (24) follows.
Direct implementation of the recursive IPA derivative in (24) requires extensive
tracking of instruction timing and dependencies and is likely to yield a complex imple-
mentation. Instead, we opt for an equivalent implementation where the IPA estimator
is calculated by analyzing the inter-departure time of instructions. Define *(.) as
)x = A$ +BTmem # *(x) = A. (25)
This function serves as a synchronous-cycles extractor. In other words, if an
observed duration contains an additive mix of synchronous and asynchronous events,
*(.) returns the number of synchronous cycles. We envision calculating the IPA
derivative using a hardware implementation of the function *(.). The circuit observes
















Another performance measure of interest is the throughput, measuring the number
of instructions committed per unit time. If we denote by M the instruction length of





and the sample throughput derivative is expressed as




To assess the accuracy of the sample throughput estimator , we use the relative







where $'(!) = '(!+$!)$'(!) is the change in throughput upon perturbing the
frequency ! by a small amount $!, which is acquired via simulation, and $!' $(!)
is the predicted change in throughput acquired via linear interpolation using the
sample throughput derivative ' $(!). The relative error was assessed using a simulation
setup described in the next section and industry-standard SPEC2006 and PARSEC
benchmarks. The relative error is summarized in Table 3. Across benchmarks, we
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Table 3: Error analysis of the IPA estimator

















observe an average error of 7.76% for the departure-time sample derivative, and 6.69%
for the sample throughput derivative.
4.4 Simulation Results
The proposed throughput tracking algorithm is simulated using Zesto [53]; a cycle-
level microprocessor simulator. The simulated processor configuration is shown in
Fig. 19, and it comprises four out-of-order cores connected via a ring network. The
cores includes a private L1 cache, and are connected via the network to a shared L2
cache. The parameters of the core and cache configurations are listed in Table 4.
Table 4: Simulated processor configuration for throughput regulation
Parameter Configuration Value
Instruction set Architecture x86 IA32
Reorder Bu!er Size 128 entries
Execution Width 6 ports
Core Clock 2.0 - 4.75 GHz
Network and shared L2 clock 2.0 GHz
L1 Cache 4-way 32B-line 16 KB




Core 1 Core 2 Core 3




Figure 19: Simulated processor configuration for throughput tracking
The Control period is set to 100(103 instructions, and the core frequency range is
between 2.0$4.75 GHz. In the throughput tracking analysis, we chose two SPEC2006
benchmarks that can typically achieve two distinct levels of instruction throughput,
milc and GemsFDTD. Two cores executed the milc benchmark with target through-
put of 1.6 ( 109 and 1.2 ( 109 instructions per second, respectively, and the other
cores executed the GemsFDTD benchmark with target throughput of 0.8 ( 109 and
0.5(109 instructions per second, respectively. In all experiments, throughput remains
unregulated for the first 2ms during which time each core executes at a constant fre-
quency of 3.0GHz. At time t = 2ms each core was assigned its target throughput and
the throughput controllers where activated. The IPA controller is compared against
controllers using a small fixed gain Kn = 0.5 and a large fixed gain Kn = 5.0. In
Figure 20, we observe that the adaptive-gain IPA controller regulates the throughput
and achieves tracking quite rapidly. In contrast, the small fixed-gain controller (Fig-
ure 21) is sluggish in regulating the throughput especially with the lower throughput
benchmarks, while the large-gain controller (Figure 22) overshoots especially with the
high throughput benchmark.
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(a) IPA-based dynamic gain controller














































(b) Small fixed gain controller (Kn = 0.5)


















































(c) Large fixed gain controller (Kn = 5.0)
Fig. 5. Tracking analysis of throughput regulation.
Figure 20: Throughput track g using IPA














































(a) IPA-based dynamic gain controller














































(b) Small fixed gain controller (Kn = 0.5)
















































c re2 tar et t roughput
core3 target throughput
(c) Large fixed gain controller (Kn = 5.0)
Fig. 5. Tracking analysis of throughput regulation.
Figure 21: Fixed-gain throughput tracking (Kn = 0.5)
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(a) IPA-based dynamic gain controller














































(b) Small fixed gain controller (Kn = 0.5)


















































(c) Large fixed gain controller (Kn = 5.0)
Fig. 5. Tracking analysis of throughput regulation.





The problem of chip power control is concerned with maximizing the performance of
manycore processors while ensuring that the power envelope stays below the thermal
design power (TDP), which reflects the capacity of the chip cooling system. Solving
the chip power control problem has central implications on the design of the cool-
ing and power supply systems of the processor [16, 4], as well as maximizing the
performance returns of core scaling [57, 58].
The challenges to designing chip-power control schemes stem from 1) the limited
computational resources available to implement the algorithms, and 2) the highly-
varying relationships between the control variables, and the power and performance
of the executing workloads. In this chapter, the chip power control problem is ap-
proached via decomposition to a master problem that is concerned with partitioning
the TDP (chip-level power budget) between cores to maximize fair speedup [45], which
is a performance metric that captures system-level performance as well fairness, and
regulation subproblems that enforce the power portions (setpoints) assigned to each
core. The regulation subproblems are solved using the core-power controllers pro-
posed in Chapter 3. The master algorithm is a constrained-optimization algorithm
based on the method of gradient projection [59], which updates the power setpoints
iteratively using the sample power-throughput derivatives calculated at each core
while adhering to power constraints. The master algorithm uses the derivative esti-
mators described in Chapters 3 and 4 to estimate the feasible power setpoint range at
each core, as well as estimating the peak application throughputs that are necessary
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to maximize the fair speedup metric. The proposed chip power control algorithm
is evaluated using a detailed multicore processor simulator and industry standard
benchmarks from the SPEC2006 and PARSEC benchmark suites. Simulation results
show that the proposed algorithm yields higher performance and power-accuracy than
the state-of-the-art technique proposed in [14].
5.2 System Overview and Problem Definition
The setting of chip power control is illustrated in Fig. 23. The many-core processor
is composed of N cores , each equipped with a frequency-voltage domain that can be
independently configured from other cores. The frequency of the i-th core is denoted
as !i, and % ' RN denotes the vector of core frequencies % = [!1 !2 . . . !N ]T . Each
core executes a single-threaded program; i.e. a multiprogrammed workload , that
is independent from other cores. The power and throughput at the i-th core are



















Figure 23: Chip Power Control Setting
The power envelope of the chip is modeled as E(%) = P(%) + Pc, where P(%)
42





and Pc is the power of the remaining chip components; e.g. the interconnect and
shared caches (if any). The frequency vector % influences how cores utilize other chip
resources, and will have an indirect e!ect on Pc. The e!ect of this coupling is minimal
in comparison to the core-power term P(%), therefore, Pc is modeled as a constant,
which can be measured at runtime since the power of the chip and the cores can be
measured.
The proposed power control algorithm is concerned with maximizing the fair
speedup metric, which was selected as chip-level performance measure by several pro-
posals [44, 45, 14] since it provides a balance between system and application-level
throughput. The fair speedup metric is the harmonic mean of normalized applica-
tion throughputs, where the normalization reflects the impact of the power control
algorithm on the application throughput regardless of their inherent throughput char-





where 'i(!max) is the normalization factor, representing the throughput when the
core frequency is set to !max throughout execution. The fair speed up metric is
defined as
F(%) = NG(%) , (33)








Clearly, the goal of the power control algorithm is setting the frequency vector %
to maximize F(%) subject to power constraints. The same objective is attained via
minimization of the denominator function G(%), with the added benefit of simplify-
ing the objective function expression. Henceforth, G(%) is selected as the objective
function and will be referred to as such in the sequel. G(!) is a nonlinear mapping of
application throughputs, and its analytic form cannot be ascertained since throughput
analytic form is unknown as established in Chapter 4.
Denote by TDP the thermal design point of the chip, by B = TDP $ Pc the
chip power budget allocated to cores, and by [!min,!max] the permissible frequency
range available at each core, where !min and !max are the minimum and maximum




subject to P(%) = B,
!min & !i & !max
(35)
Solving problem (35) directly requires handling the nonlinear constraint set P(%) =
B. Alternatively, consider a scheme where the core frequency vector is indirectly cal-
culated using the core power controllers discussed in chapter 3 to track vector of core
power setpoints S = [s1 s2 . . . sN ]T . If the condition Pi(!i) = si holds, an equivalent
formulation of the the power control problem is to find the power setpoint vector
S that minimizes the objective function subject to power constraints. Compared to
problem (35), the alternative formulation has strictly linear constraints, which re-
duces the computational complexity of the power control algorithm. Formally, the









)i & si & ui
(36)
where )i = Pi(!min) and ui = Pi(!max) are the power bounds that determine the
feasible setpoint range [)i, ui] at each core. The algorithm solving problem (36) will
be referred to as the master algorithm, and is detailed in the next section.
5.3 The Master Algorithm
Consider the iterative setpoint update equation given by:
Sk+1 = Sk $ ,kXk, (37)
where k is an iteration counter, Xk ' RN is called the search direction vector, and
,k is a scalar called the step size. In the context of unconstrained convex optimiza-
tion, setting Xk to the gradient of the objective function "G(S) yields the classic
gradient descent method, which produces a sequence Sk that converges to the opti-
mum [59]. However, in the case of constrained optimization problems, the direction
vector Xk must ensure that the sequence Sk converges to the optimum while satisfy-
ing constraints at every iteration. Within the master algorithm, the direction vector
is calculated using gradient projection [59]. Fig. 24 presents a high level view of the





















Figure 24: High-level view of the solution methodology
5.3.1 Direction Vector Calculation
The iteration counter k is dropped from the exposition in this section to simplify






)j : j ' [1, L]
uj : j ' [L+ 1, L+ U ]
)j < sj < uj : j ' [L+ U + 1, N ].
(38)
Setpoints sj : j ' [1, L] cannot be decreased since they are already at their lower
bound )j. Similarly, setpoints sj : j ' [L + 1, L + U ] cannot be increased since they
are already at the upper bound uj. These constraints on X are expressed using the






xj : j ' [1, L]
$xj : j ' [L+ 1, L+ U ]
(39)
where fj : RN # R. The remaining setpoints sj ' [L + U + 1, N ] have no
constraints on their update direction. To ensure that the power budget constraint
is satisfied, it is assumed that the algorithm is initialized with feasible setpoints;
i.e. satisfying
.N
i=1 si = B, and that the feasibility is maintained throughout the




xi = 0. (40)
The method of gradient projection calculates the direction vector by projecting
the objective function gradient "G(S) into the feasible set represented by h(X) = 0










subject to h(X) = 0,
fj(X) & 0 , )j ' [1, L+ U ]
(42)
The objective f0(X) and the inequality constraint functions fj(X) , j ' [1, L +
U ] are convex, and the equality constraint function h(X) is a#ne. Therefore, the
solution of the quadratic program above must satisfy the Karush-Kuhn-Tucker (KKT)
optimality conditions (KKT) [59]. Define the Lagrangian:
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L(X, -, µ) = f0(X) +
L+U)
j=1
-j fj(X) + µ h(X), (43)
where -j is the Lagrange multiplier associated with the j-th inequality constraint
fj(X), and µ is the multiplier associated with the equality constraint h(X). For an




-j"fj(X) + µ"h(X) = 0. (44)
Moreover, the Lagrange multipliers associated with inequality constraints must
be nonnegative:
-j % 0 , )j ' [1, L+ U ]. (45)
The last condition is the complementary slackness condition, defined as:
-j fj(x) = 0 , )j ' [1, L+ U ]. (46)
Observe that "f0(X) = X $ "G(S), and "h(X) = 1 ' RN , where 1 =


















1 : i = j , j ' [1, L]
$1 : i = j , j ' [L+ 1, L+ U ]
0 : otherwise
(48)
Plugging the above gradient expressions into equation (44) yields the following





xj $ !G(S)!sj + -j + µ = 0 : j ' [1, L]
xj $ !G(S)!sj $ -j + µ = 0 : j ' [L+ 1, L+ U ]
xj $ !G(S)!sj + µ = 0 : j ' [L+ U + 1, N ]
(49)





$xj + !G(S)!sj $ µ : j ' [1, L]
xj $ !G(S)!sj + µ : j ' [L+ 1, L+ U ]
(50)
Assume that the objective function derivative terms are always negative !G(S)!sj < 0
(a fact that will be shown in the sequel) and recall that vj % 0. To solve for X,
consider the first case of equation (50):
1. If !G(S)!sj $ µ < 0, then xj < 0, to maintain the nonnegativity of vj. By the




2. If !G(S)!sj $ µ % 0, xj = 0 by the complementary slackness condition.
Consider now the second case of equation (50):
1. If $!G(S)!sj + µ < 0: then xj > 0, to maintain the nonnegativity of vj. From the




2. If $!G(S)!sj + µ % 0: xj = 0 by the complementary slackness condition.





min{0, !G(S)!sj $ µ} : j ' [1, L] (1)
max{0, !G(S)!sj $ µ} : j ' [L+ 1, L+ U ] (2)
!G(S)
!sj
$ µ : j ' [L+ U + 1, N ] (3),
(51)
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where the expressions for the case (3) follow directly from the third case in equation




xi(µ) = 0. (52)
Equation (52) is a piecewise linear equation an instance of which is illustrated
in Fig. 25. The breaking points represent the points at which the expression of
direction-vector element xi belonging to case (1) or (2) in equation (51) is switched;
0# !G(S)!sj $µ or vice versa. In the absence of breaking points; e.g. if all xi’s belong to





. Otherwise, an iterative
approach can be employed to find an exact or an approximate solution. Equation (52)
is reminiscent of the piecewise linear equations solved by the water-filling algorithm,
employed to solve the problem of partitioning a fixed power budget amongst a pool of
wireless transmitters to maximize the overall data rate [59, 60]. The literature includes
algorithmic approaches to attain exact or approximate solutions for solving problems
with a water-filling structure, which can be adapted to solve equation (52). Appendix
C describes an exact algorithm adapted from [60] to find the root of equation (52).
5.3.2 G(S) Derivative and Bound Estimation








where 'i(!max) is an estimate of the maximum throughput achieved at i-the core,
' $(si) is the power-throughput derivative, and 'i(si) is the measured throughput. The






                                             
   
   
   
   
   
   
   
   
   
   
   
   
   
   




Figure 25: Solution of the piecewise linear equation h(µ) = 0
where ' $i(!i) and P
$
i (!i) are the derivatives of the frequency-throughput and frequency-
power, respectively. The throughput bound 'i(!max) is estimated at runtime using
linear interpolation using the IPA derivative:
'i(!max) = 'i(!i[k]) + (!max $ !i[k])' $i(!i), (55)
and the power bound estimates are obtained similarly using the power derivative:
ui = si + (!max $ !i)P $i (!i) (56)
)i = si + (!i $ !min)P $i (!i) (57)
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5.4 Simulation Results
The proposed chip-power control algorithm is evaluated using Zesto [53]; a detailed
cycle-level microprocessor that is integrated with the McPAT [54] tool for microarchi-
tectural power modeling. As illustrated in Fig. 26, the simulated multicore processor
configuration comprises four homogenous cores equipped with private L1 and L2 cache
memories that are connected via a mesh network. The parameters of the core and













Figure 26: Simulated Multicore Configuration for Chip power control.
Table 5: Simulated processor configuration for throughput regulation
Parameter Configuration Value
Instruction set Architecture x86 IA32
Reorder Bu!er Size 128 entries
Execution Width 4
L1 Cache 4-way 32B-line 64KB, LRU
Shared L2 Cache 16-way 32B-line 128 KB
Dram Latency 70 ns
The setting simulates multiprogrammed workloads drawn from the SPEC2006
and PARSEC benchmark suites, and the benchmark mixes are listed in Table 6. The
simulation runs start with fast forwarding 1(109 instruction to initialize the processor
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and cache state, and is followed by detailed architectural and power simulation for
250( 106 instructions.
Table 6: SPEC2006 and PARSEC benchmark mixes
Code Workload Mix
1 calculix , sjeng , astar-bigl , mcf
2 gromacs, bzip2-comb , bzip2-lib,soplex
3 perl-di! , omnetpp , hmmer-retro , perl-chk
4 bzip2-chk , sphinx3 , spolex , lbm
5 gcc , h264 , libq , mcf
6 h264, h264 , h264 , h264
7 h264 , hmmer , bzip2-comb, sphinx3
8 h264 , mcf , bzip2
9 h264, perl-chk, astar , lbm
10 libq, lbm , bzip2, soplex
11 libq, sjeng , gcc , soplex
12 omnetpp, xalan, hmmer, lbm
13 perl-di!, deal, gcc, bzip2
14 perl-di!, gromacs , xalan, astar
15 perl-di!, omnetpp, hmmer, perl-chk
The discrete voltage-frequency settings available to each core are listed in Table
7, and are used to empirically estimate the parameters of the a#ne voltage-frequency
relationship V (!) = 0.4 + 0.2( 10#3 !, where ! is in MHz.







Table 7: Supported Core Voltage-Frequency Settings
The frequency values calculated by the core power controllers !i are continuous
and may fall outside the discrete supported levels. Therefore, a sigma-delta frequency
modulator is used to approximate !i by generating a sequence of 10 supported fre-
quency values !i; an approach that has been employed by several proposals in the
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literature [46, 24, 14]. Each frequency value within the sequence is held active for a
period T"# = 25µs, which is inline with the technology trends that project DVFS
switching periods as low as 250ns [14]. The core controllers and the master algorithm
are invoked at the same rate with a period of Tc = 250µs.
5.4.1 Baseline Algorithm
The proposed power control algorithm is compared against a state of the art baseline
proposed in [14]. The baseline algorithm operates by adjusting the aggregate chip
frequency using an integral controller to track the power budget, and partitioning the
chip frequency quota between cores to optimize the fair speed up metric. Denote by
f the chip frequency quota, and by e(k) = B $P(%) the power tracking error at the
k-th control period. The chip frequency quota is adjusted by an integral controller,
given by:
f [k + 1] = f [k] +KI e[k], (58)
where KI is the controller gain that is calculated o"ine using the processor data














The +'i(!max), is the average application throughput at !max acquired via o"ine
profiling. The fixed controller gain KI is likely to degrade the settling time since
the plant (chip power as a function of the frequency budget f) is time varying and
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will invariably deviate from the o"ine-assumed plant. Moreover, the scheme incurs
nontrivial profiling overhead since the it requires estimating the o"ine estimation of
peak through+'i(!max), for every application. Finally, there is no guarantee that the
core frequencies calculated by Equation (59) will satisfy the constraint !min & !i &
!max, since the #i’s are time varying, a fact that is formally shown in Appendix B.
The baseline is simulated with a range of controller gain values KI = [5, 6, 7, 8,
10, 20, 30, 40, 50] to illustrate the e!ect of KI of the tracking and chip performance of
the baseline algorithm.
5.4.2 Power Tracking Analysis
The tracking mean-squared error / is used to compare the tracking quality of the
evaluated techniques. Denote by e[k] = B $ P [k] the tracking error at the k-th
control period, and by L the number of control periods in a simulation experiment.







The workload mixes 2 and 6 are selected as a case study illustrating the tracking
accuracy of the controllers under diverse workload scenarios. Figures 27 and 28 il-
lustrate the uncontrolled power envelope of the workload mixes, where all the cores
are running at the maximum frequency !max. The power values (y-axis) are normal-
ized by the chip power budget B. The uncontrolled power envelope of workload 2 is
fairly stable, and slightly exceeds the power budget B. On the other hand, the power
envelope of workload 6 violates the budget by a greater extent and is more oscillatory.
The controlled power envelopes are shown in Fig. 29 and 30 for workload mix 2 and
6, respectively. Plotted in the figures are power envelopes of the proposed adaptive
algorithm, as well as the baseline algorithm with gain values KI = 8 and KI = 20,
which yielded the lowest mean-squared error / for workloads 2 and 6, respectively. Fig.
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Figure 27: Uncontrolled Chip power envelope for workload mix 2
29 shows that KI = 8 represents the better fit for this workload mix, since it yields
the fastest settling time and least oscillations amongst the fixed gain values, and is
comparable to the settling time of the proposed adaptive algorithm, In contrast, Fig.
30 shows that KI = 20 is a better fit for workload mix 6, since KI = 8 causes high
oscillations in the power envelope. The proposed algorithm yielded faster settling
time and less oscillations compared to both instances of the baseline algorithm. The
past analysis illustrates the advantage of an adaptive scheme that sets the control
parameters based on the active workload to ensure rapid settling times.
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Figure 28: Uncontrolled Chip power envelope for workload mix 6
Figures 31-34 present a detailed view of the operation of the proposed adaptive
algorithm for workload mix 2. Fig. 31 shows the absolute value of the objective
function derivatives |!G(S)!si | evaluated at each core. Observe that in terms of the
derivative magnitudes, the core 4 is the largest, followed by core 3, then cores 2 and
1, which have comparable magnitudes. The core power setpoints are plotted in Fig.
32, and the corresponding frequency values calculated by the core controllers are
plotted in Fig. 33. The frequency assignment, plotted in Fig. 33 , is more reflective
of the objective function gradients, where the higher the magnitude of the derivative,
the higher the frequency assignment !i calculated by the core controllers. Finally,
Fig. 34 plots the tracking error at each core, which is rapidly reduced and maintained
around 7%.
Fig. 35 is a scatter plot that compares the tracking mean-squared error / of the
proposed adaptive algorithm to the gain-swept baseline algorithm across all bench-
marks. The figure demonstrates that the proposed adaptive algorithm consistently
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Figure 29: Controlled Chip power envelope for workload mix 2
delivers the highest tracking accuracy compared to fixed-gain baseline algorithm of
[14]
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Figure 30: Controlled Chip power envelope for workload mix 2
5.4.3 Performance Optimization Analysis
To illustrate how the proposed algorithm optimizes the fair speed up metric, consider
workload mixes 2 and 6 whose intrinsic application throughputs are plotted in Fig.
36 and 37, respectively. The applications in workload mix 2 vary in their average
throughput level, but in general, their throughput is stable and does not experience
major oscillations. On the other hand, workload mix 6 comprises four instances of
the same benchmark h264, and they exhibit similar throughput behavior, which is
highly oscillatory.
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Figure 31: Derivatives |!G(S)!si |
Fig. 38 show the plots the norm of the objective function *"G(S)*, whose mag-
nitude should be minimized to ensure optimality. The figure shows that the proposed
algorithm rapidly reduces the objective function norm at the beginning of the run.
Subsequently, the norm undergoes some variations due to workload variations.
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Figure 32: Setpoints si
Fig. 39 is a scatter plot comparing the fair speedup values F yielded by the
proposed algorithm to those of the swept-gain baseline algorithm across all workload
mixes. Clearly, the proposed algorithm outperforms FreqPar by a noticeable margin
across all workload mixes.
5.5 Related Work
Intel Montecito; a dual-core Itanium processor, was equipped with a control system
comprising power and temperature sensors and a dedicated microcontroller, which
successfully controlled power and temperature using chip-wide DVFS [37]. Subse-
quently, most of the commercial processors came equipped with per-core DVFS set-
tings, which improved the control accuracy. Heuristics were the basis of several chip-
power control proposals in the literature [17, 34, 35, 21]. The heuristic approaches
included trial-and-error adjustment of core DVFS settings [17, 21], and exhaustive
search of the per-core DVFS space using o"ine-generated power and performance
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Figure 33: Frequency !i
predictive models [17]. Later works have shown the drawbacks of heuristic-based ap-
proaches, which include prolonged algorithm running times, imprecise control, and
limited performance [24, 14].
To increase the robustness to model estimation errors and provide theoretical guar-
antees on algorithm performance, several chip-power control proposals were based on
formal feedback control theory. Mishra et. al. [22, 23], proposed a power budget-
ing scheme where the chip power budget is partitioned between voltage islands to
maximize chip performance. The power setpoints assigned to each voltage island are
tracked by adjusting the local DVFS settings using PID control. Stability of the
local PID controllers is not guaranteed since they are designed using average o"ine
analysis. Moreover, since this approach does not account for the limited achievable
power ranges available at each voltage-island, which arise due to the limited DVFS
settings, the approach may calculate infeasible power partitions that undermine the
preciseness of power tracking and the delivered chip performance.
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Figure 34: Tracking Error ei
Wang et. al. [24, 36] proposed a centralized scheme based on model-predictive
control (MPC) [24]. The relationship between core DVFS settings and chip power
was modeled as a linear memoryless dynamical system, whose parameters were es-
timated at runtime using online observations. The authors demonstrated successful
power and temperature control on a quad-core Intel Xeon processor. However, the
scheme yielded high computational complexity and algorithm running time due to
its centralized nature and the online model estimator which requires matrix inversion
[14].
Ma et. al. [14], proposed a power control scheme for many-core processors run-
ning single- and multi-threaded workloads. The scheme uses an integral controller
that adjusts the chip frequency quota, defined as the aggregate frequency of all the
cores, to ensure the chip power envelope tracks the budget. The gain of the integral
controller is calculated o"ine to guarantee stability by assuming worst-case plant con-
ditions. The chip frequency quota calculated by the integral controller is partitioned
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Figure 35: Tracking mean-squared error for all workload mixes
between the cores to maximize fair performance. The frequency-quota partitioning
algorithm used by the proposal does not account for the limited range of DVFS set-
tings available at each core. Thus, it may calculate infeasible DVFS settings that
negatively impact chip power tracking and performance. Moreover, the reliance of
the scheme on o"ine analysis, both in the design of the power controller and in esti-
mating application performance necessary for fair performance maximization, makes
the scheme less adaptive to the rapid variations in power and performance behaviors
at runtime. In contrast, the chip power control scheme proposed by this dissertation
achieves adaptation by characterizing the power and performance behaviors online
using derivative estimation. Moreover, unlike the aforementioned chip power control
schemes, it accounts for the constraints imposed by limited core DVFS settings.
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Figure 36: Throughput at !max for workload mix 2
Figure 37: Throughput at !max for workload mix 6
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(a) workload mix 2
(b) workload mix 6
Figure 38: Objective Function Norm "G(S) for workload mixes 2 and 6
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Improving the energy e#ciency of cache memories using adaptive mechanisms has
been the goal of numerous proposals [27, 61, 38, 39], which attempt to minimize
unnecessary energy costs during cache operation. An example of such energy costs
arises at the interval demarcated by the last access to a cache line and it’s eviction.
During this interval, the values held by the lines are no longer needed by the pro-
gram, yet they remain in the cache and consume leakage energy. Cache decay [27] is
a mechanism that identifies dead cache lines and minimizes their leakage energy by
switching them o!. It predicts a cache line to be dead if it remains idle for a duration
longer than a threshold termed the decay interval. Cache decay can result in signifi-
cant leakage-energy savings. However, it might erroneously turn o! active cache lines
and increase the miss rate. The misses induced by cache decay incur leakage-energy
cost at the processor, which remains idle pending miss service. The decay interval
is therefore set to balance the tradeo! between energy savings at the cache and the
energy costs incurred at the processor. Figure 40 illustrates the relationship between
energy and the value of the decay interval (in cycles) , which is denoted as c. The
figure is generated for the program vortex from the SPEC2000 benchmark suit, using
a simulation setup described in section 6.3.
Cache decay is implemented in the level-2 cache (L2), since it has higher potential
of leakage-energy savings compared to the smaller L1 cache, and as Figure 40 shows,
the energy consumption increases in the L2 with c, since a larger c decreases the
likelihood of line deactivation. An opposing trend is observed in the core energy,
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Figure 40: Energy dependence on the decay interval (c).
which decreases with c. This is attributed to the decrease in induced misses and their
associated core-energy costs.
The total energy graph (bold line) reveals a convex shape with a unique minimum
at c - 800( 103 cycles. We refer to the aforementioned value of c as the fixed mini-
mum, since each c is fixed throughout execution. Similar experiments were performed
over a wider set of SPEC2000 benchmarks. The search range extends from 2-K cycles
to 6-M cycles, and the results are summarized in Table 8, which shows significant
variation between programs in the energy-saving potential and the decay-interval set-
tings that yields it. This variation motivates the use of schemes that calculate the
decay interval at runtime.
6.2 Proposed Solution
Our approach involves posing the decay-interval calculation as an energy-minimization
problem, and solving it using a gradient-descent algorithm resembling the Robbins-
Monro stochastic approximation algorithm [62]. The total energy is modeled as the
sum of two principal components: the cache leakage energy, and the core leakage
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Table 8: Decay-interval variation between programs
Name Static-Minimum Energy Savings









energy. We derive the sensitivity of both with respect the decay interval, and use
them to drive the gradient-descent algorithm.
Denote the leakage energy of the L2 cache by f1(c), and the number of induced
misses by f2(c), and by Pidle the idle leakage power of the core. We model the total
energy as a function of the decay interval c as
E(c) = f1(c) + "Pidlef2(c), (62)
where " is the latency of induced misses. We seek to optimize E(c) using a
gradient-descent (GD) algorithm resembling stochastic approximation [62], which is
commonly used in sample-path stochastic optimization. If we represent the energy
gradient at iteration k as dE(c[k])dc , the GD adaptation is given by






(kmodN)0.6 is the step size which controls the speed of convergence, k
is an integer representing the iteration number, and mod represents the modulo











The cache leakage energy f1(c) is a function of line leakage power (Pline), and line
on-time (Ton), which is the total time spent by the line in the on-state. Ton varies
between lines, and is a function of c and the reference arrival time to each cache
line. Suppose a cache line was turned o! (decayed) Nd times during execution. The
on-time in this case is Ton = [T1, T2, . . . , TNd], where Ti is the i-th on-interval starting
at t = ai and ending with a decay event at t = bi. Hence, the line leakage energy




Pline(ai $ bi)c, (65)
It can be seen that the on-time grows linearly with c (with unit slope); if c increases
by some amount, each Ti ' Ton increases by the same amount. This indicates that
dEline












Taking Nd to be the decay actions across all cache lines, we have
df1(c)
dc
= Nd Pline. (68)
The function f2(c) is not di!erentiable since it is discontinuous. An example of
the shape of this function is shown in Figure 41 (b). Instead of the derivative, we
adopt the following di!erence function to represent the sensitivity of f2(c):
$f2(c) = f2(c)$ f2(c$$c). (69)
Figure 41 (a) shows an example arrival sequence of hits to a cache line. By fixing
c to the arbitrary value of c = 4, it is clear that a single induced miss occurs and
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Figure 41: Sensitivity of f2(c) to changes in c (a) hit-arrival Sequence (b) f2(c) plot (c) positive
perturbation d) negative perturbation
therefore f2(c) = 1. Now, consider the case where c is negatively perturbed (reduced)
by $c = 1, which causes the last hit, R5, to become an induced miss. This indicates
that this reference sequence has one sensitive hit when c = 4, and in this case$f2(c) =
1$ 2 = $1. In practice, sensitive hits can be determined by checking if the idle-time
counter of a line is & $c at the time of hit arrival.
Substituting the expressions for df1(c[k])dc and $f2(c[k]) into Equation (64), yields
$E(c[k]) = LNd(c[k]) + Pidle"$f2(c[k]). (70)
The hardware implementation is shown in in Figure 42. The period of the hierar-
chical counter is 2K cycles, and the line idle-time counters are 12-bits long. Hence,
as shown in Figure 42(a), each L2 cache-line is augmented with a 12-bit counter,
which translates to - 2.1% area overhead. Cache lines are decayed if their idle time
exceeds the current value of the decay interval c[k], and Nd is incremented. On the
other hand, the value of the idle-time counter is inspected upon each hit, and if it is
less than or equal to $c, $f2 is decremented. The sensitivity calculation circuitry
is shown in Figure 42(b). The calculation involves addition/subtraction, multiplica-
tion, and barrel-shifting to simulate the multiplication by the step size. The step size
parameters are set to ,0 = 0.0005 and N = 8. Based on our experiments, c[k] can
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be updated periodically every Ts = 500 ( 106 cycles, which for a 3 GHz processor,
corresponds to - 0.17 millisecond (6 KHz frequency). This makes the gradient ap-
proximation amenable for software implementation using a microcontroller similar to
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Figure 42: Proposed implementation: (a) cache-line modifications (b) gradient calculation circuitry
6.3 Simulation Results
The proposed optimization is simulated using HOTLeakage [63] for 70 nm technol-
ogy node . The configuration of the simulated machine is summarized in Table 9.
Each benchmark is simulated for a period of 250 million instructions, with c ranging
between 1$ 2048 global-counter ticks (2K - 4M clock cycles).
An example of the online adaptation of c[k] using the proposed techniuqe is shown
in Figure 43 for vortex, whose fixed minimum was shown in Figure 40 to lie between
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Table 9: Simulated processor configuration
Core Components and Memory Hierarchy
4-Instructions Issue Width, 80-RUU, 40-LSQ
4 Integer-ALU, 2-FPALU , 1 Integer-MULT, 2 mem-ports
64-KB, 2-W, 64-B, 2-cycle latency LRU L1 (I/D)
1-MB, 8-W, 64-B, 11-cycle latency LRU UL2
250 cycle memory latency, 4-cycle inter-chunk
Technology-related
70nm, 3-Ghz frequency
Temperature = 353 %K
approximately 700K - 900-K cycles. The convergence is shown for three di!erent
initial decay-interval values c[0], and it is clear that regardless of the initial point the
algorithm converges to vicinity of the static minimum indicated by the shaded region.













 c [0] = 1200 K
 c [0] = 200 K
 c [0] = 800 K






Processor designers adopted manycore architectures to curtail the rising power-consumption
levels and maintain performance scaling via parallelism. Despite its success, the
manycore paradigm has introduced unprecedented challenges to the design and opera-
tion of processors. The diverse applications that execute simultaneously on manycore
platforms cause high runtime power and performance variations. Power variations
impact the reliability of chips, as well the cost of their cooling and power-delivery
systems. Moreover, the variability of performance has an impact on the energy ef-
ficiency and performance returns of the manycore processing paradigm. The afore-
mentioned challenges have highlighted the need for runtime power and performance
management of manycore processors. However, the design of management algorithms
is challenging since power and performance are strongly dependent on the workload,
which cannot be determined apriori and exhibits wide and rapid runtime variations.
This dissertation seeks to show that sensitivity analysis provides runtime informa-
tion about the time-varying power and performance behaviors that enables the design
of adaptive management algorithms for manycore processors. Towards this goal, the
dissertation contributes adaptive algorithms that rely on runtime sensitivity (deriva-
tive) estimation to solve the problems of controlling the power and performance of
processor cores, maximizing the performance of manycore processors under a fixed
power budget, and optimizing the energy consumption of cache memories.
The first contribution is concerned with controlling the power of processor cores,
which is an essential component of controlling the power of manycore processors and
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maximizing their performance. The design of core-power controllers that guarantee
stability and rapid settling is challenging since power is a function of the time-varying
workload. The dissertation proposes an integral controller that tracks desired power
levels by adjusting core frequency settings. The derivative of the time-varying plant
(frequency-power functional relation) is estimated online and is used to adaptively
set the controller gain. The proposed adaptive controller is shown formally and
via detailed simulation to achieve rapid and robust tracking under diverse workload
conditions. In contrast, simulation results show that plant variations can degrade the
settling time of fixed-gain controllers designed using o"ine analysis.
The next contribution is concerned with the problem of regulating application
throughputs via adjustment of core frequency settings. Throughput targets are set
to ensure quality of service and improve energy e#ciency. The design of throughput
regulators is however challenging due to the wide range of application behaviors, and
the throughput fluctuations introduced by the memory hierarchy and speculative
execution employed in out-of-order processing. The dissertation proposes an integral-
control algorithm for throughput regulation, where the gain is adaptively set using the
sample derivative of the frequency-throughput functional relation that is found via
infinitesimal perturbation analysis (IPA). Simulation results show that the proposed
algorithm can precisely regulate the throughput of out-of-order processors under a
wide range of workload variations.
Next, the dissertation proposes a solution to the problem of chip power control,
which is concerned with maximizing the performance of manycore chips while ensuring
the power envelope stays below the chip power budget. Solving the chip power control
problem has central implications on the design of the processor cooling and power
delivery systems, and maximizing the performance gains of the manycore processing
paradigm. The proposed solution methodology decomposes chip power control into a
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master problem, which is concerned with calculating a performance-maximizing par-
tition of the chip power budget between cores, and regulation subproblems, which are
concerned with tracking the fractions of the power budget (power setpoints) assigned
to each core. The regulation subproblems are solved using the core-power regula-
tors described earlier. The master problem is solved using an iterative constrained-
optimization scheme based on the method of gradient projection that calculates the
power setpoints using the sample power-throughput derivative calculated at each core.
The power setpoints calculated by the master algorithm satisfy the chip power budget
constraint, as well the the local core-power constraints arising from the finite DVFS
settings. Simulation results, performed using a detailed multicore processor simula-
tor and industry-standard benchmarks, show that the proposed solution controls the
power envelope more precisely and yields higher performance than state of the art.
Finally, to optimize the energy consumption of cache memories, we propose an
iterative optimization algorithm based on the method of gradient descent. The pro-
posed algorithm is an adaptive version of the cache decay technique , which switches
o! cache lines predicted to be unused to save their leakage energy, but may result
in energy overheads in case of mispredictions. The proposed algorithm adaptively
sets the cache-decay parameters to balance the tradeo! between cache leakage-energy
savings and the energy overheads of induced misses, thereby optimizing cache energy
under variable access patterns.
7.2 Sources and Impact of Derivative-Estimation Error
Perfect estimation of power and performance derivatives may not be attainable in
practice, which merits discussing the sources of estimation error and their impact
on the control and optimization algorithms proposed in this dissertation. Power-
derivative error is strongly dependent on the accuracy of runtime core-power esti-
mation, which is carried out via direct measurement or activity-based prediction.
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The inclusion of runtime core-power estimation into processor platforms (e.g. Intel
Sandybridge [52]) signals that their accuracy have reached an acceptable level from
a practical standpoint. Moreover, as shown by the formal analysis and simulation
results in Chapter 3, the proposed core-power regulation algorithm is highly robust,
achieving rapid tracking under high levels of power-derivative estimation errors.
Throughput-derivative estimation is influenced by several factors pertaining to the
workload and the underlying microarchitecture. The analysis carried out in Chapter
4 showed a correlation between the relative error and the rate of memory operations
in the workload. Estimation errors may also arise due to architectural features or
events that were not explicitly included in the out-of-order queuing model discussed
in Chapter 4; e.g. speculation, or stalls due to resource hazards. As the analysis in
Chapter 4 demonstrates, the proposed throughput regulation algorithm can maintain
the desirable properties of rapid tracking under these error conditions.
The impact of derivative-estimation error maybe more pronounced on the chip
power control algorithm discussed in Chapter 5. The performance-maximizing parti-
tion of the chip power budget is calculated using the ratio of the core throughput to
power derivatives, which may experience varying levels of estimation error that a!ect
the quality of the solution. The extensive simulation results presented in Chapter 5
demonstrate that the proposed chip power control algorithm delivers higher perfor-
mance compared to the state of the art under these error conditions. Moreover, the
trend of adopting simpler core microarchitectures [64, 57] is expected to alleviate the
error levels especially in the throughput-derivative estimation.
Finally, the behavior of programs alternates between stable and variable-length
regions called phases [65]. Phase-detection techniques can inform the choice of the
sampling interval to ensure an adequate number of samples per phase, and there-
fore balance the precision of the derivative estimate and the responsiveness of the




This appendix provides the proofs for the core-power tracking results outlined in
Chapter 3, and discusses further results pertaining to the tracking robustness under
derivative-estimation errors. For reading convenience, part of the exposition already
discussed in Chapter 3 is reintroduced in the sequel. Consider the discrete-time scalar
system shown in Fig. 44, where the plant is modeled as a memoryless, time-varying
nonlinear system of the form P = gn(!); n denotes (discrete) time and gn : R# R is




Figure 44: Power control system
Suppose that the functions gn, n = 1, 2 . . . , have a common domain, I := [!min,!max],
where the following assumption is in force.
Assumption 1. Each one of the functions gn is continuously di"erentiable, convex,
and monotone-increasing throughout I. Furthermore, there exist constants 01 > 0
and 02 < . such that, for every n = 1, 2, . . ., g
!
n(!min) % 01, and g
!
n(!max) & 02
(‘prime’ denotes derivative with respect to !).
The proposed control law is a recursive computation defined by Equations (1)
- (4). If the plant is time invariant, the control is e!ectively Newton’s method for
finding a zero of the equation e = Ps $ g(!) = 0. In this case, we have the following
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well-known result:
Proposition 2. Suppose that the plant is time invariant. Then there exists a positive
constant " < 1 such that, for every n = 1, 2, . . .,
1. If en#1 % 0 then en & 0.
2. If en#1 & 0 then
"en#1 & en & 0. (71)
This result is a special case of Proposition 3, below, concerning time-varying
systems. As a corollary, it follows that the output tracks the reference input, since
limn!" en = 0 and hence limn!" Pn = Ps. Moreover, this convergence is exponential
in the sense that |en| & A"n for some A > 0 and " ' (0, 1).
Consider now the time-varying case, where the closed-loop system is defined via
Equations (1) - (4). The error term en satisfies the following inequalities.
Proposition 3. There exists a positive constant " < 1 such that, for every n =
1, 2, . . .,
1. If en#1 % 0, then
en & gn#1(!n#1)$ gn(!n#1). (72)





& en & gn#1(!n#1)$ gn(!n#1). (73)
Proof. Consider a di!erentiable convex function g : R # R. By the definition of




(x)$x & g(x+$x)$ g(x) & g!(x+$x)$x. (74)
By (4) and Assumption 1, Kn > 0 for every n = 1, 2, . . ..
Consider first part (1) of the proposition. Suppose that en#1 % 0. By the left
inequality of (74), gn(!n#1 +Knen#1) % gn(!n#1) + g
!
n(!n#1)Knen#1, and hence, and
by (3), (1), and (4),
en & Ps $ gn(!n#1)$ g
!
n(!n#1)Knen#1
= Ps $ gn(!n#1)$ en#1. (75)
Subtracting and adding gn#1(!n#1) to the RHS of (75), and using (3) with n$ 1,
Equation (72) follows.
Next, consider part (2) of the proposition. Suppose that en#1 & 0. By (1) - (2),
en = Ps $ Pn = Ps $ gn(!n) = Ps $ gn(!n#1 +Knen#1). (76)
We next apply Equation (74) with x = !n#1 +Knen#1 and x +$x = !n#1; note
that $x := $Knen#1 % 0. The left inequality of (74) implies, together with (1), that
gn(!n#1 +Knen#1) & gn(!n#1) + g
!
n(!n)Knen#1. (77)
Consequently, and by (3) and (1),
en % Ps $ gn(!n#1)$ g
!
n(!n)Knen#1. (78)
Subtracting and adding gn#1(!n#1) to the above equation we obtain that
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en#1 + gn#1(!n#1)$ gn(!n#1), (79)










& 1. By Assumption 1 there exists # ' (0, 1),




% #. Defining " = 1 $ #, the left inequality of
(73) follows from (79).
The right inequality of (73) is proved in a similar way to (72). By the right
inequality of (74), we have that
en = Ps $ Pn = Ps $ gn(!n)
= Ps $ gn(!n#1 +Knen#1)
& Ps $ gn(!n#1)$ g
!
n(!n#1)Knen#1
= Ps $ gn#1(!n#1) + gn#1(!n#1)$ gn(!n#1)$ en#1
= gn#1(!n#1)$ gn(!n#1), (80)
thereby establishing the right inequality of (73) and completing the proof.
Proposition 2 implies that Pn converges exponentially fast toward a band (toler-
ance) around the target level Ps, and the width of the band depends on how fast the
plant-equation (2) varies. To see this, suppose that there exists / > 0 such that for
every n = 1, 2, . . ., |gn(!n#1)$gn(!n)| < /. Then Proposition 2 implies that, for every
n % 2,
$ 1
1$ " / & lim infn!" en & lim supn!"
en & /. (81)
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Certainly no perfect tracking can be obtained when the system is time varying,
but Equation (81) shows that when the system varies slowly, namely / is small, a
narrow band can be approached. In particular, when / = 0, limn!" Pn = Ps.
Now suppose that the controller’s gain Kn is not computed exactly, but rather is
estimated by a quantity K̄n > 0. In this case the control equation (1) is modified to
the following equation,
!n = !n#1 + K̄nen#1. (82)
The following result is an extension of Proposition 3 and its proof is similar and
hence omitted.
Proposition 4. Let # ' (0, 1] be as in the proof of Proposition 2, namely, for every





Assumption 1 such # exists. For every n = 1, 2, . . .,































Observe that if K̄n = Kn then Equations (83) and (84) reduce to (72) and (73)
(with " = 1$ #), respectively.
Suppose that there exists numbers µ and 1 such that 0 < µ < 1 < 2, and suppose
that µ & K̄nKn & 1 for all n = 1, 2, . . .. Suppose also that there exists / > 0 such that,
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/ & lim inf
n!"






Note that this equation reduces to (81) when the computation of Kn is exact,
namely K̄n = Kn. Also, ( 85) is an extension of one of the convergence results in [46]




The core frequency allocation; given in equation (59), can lead to frequency values
that lie outside the permissible range [!min,!max]. To illustrate this possibility, ob-
serve that for an N core processor, the range of f is:
N!min & f & N!max. (86)






Plugging the above in equation (86) yields:
N#i.N
j=1 #j




Hence, the range of core frequency values !i calculated by the baseline algorithm
is given by the inequality above. However, for correct core frequency assignments, !i
must lie within the range:
!min & !i & !max. (89)
GIven that the #i’s are time varying and their values cannot be ascertained apriori,
there is no guarantee that core frequency values calculated by the baseline algorithm




This appendix presents an exact algorithm adapted from [60] to find the root of the
piecewise linear equation (52) necessary for the calculation of the direction vectors
within the master algorithm. The computation of µ starts by assuming that all





. The direction vectors
are then calculated as X[i] = !G(S)!si $µ, and are inspected for violations, which occur if
the the calculated direction vector yields a positive value of fj(X) : j ' [L+1, L+U ].
The direction-vector element with largest violation magnitude as well as its utility
derivative are forced to zero, and the process is repeated until there are no violations.
The inputs to the algorithm are the the vector of utility derivatives ' $(S), and the
a labeling vector A that indicates the constraints on the sign of individual direction
vectors. Any element ai ' A can take a value (label) from the set {$,+.±}, where
the values respectively denote strict non-positiveness, non-negativeness, or no sign
restrictions. Details of the algorithm are given next.
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Algorithm 1 Direction Vector Calculation Algorithm
1: function CalculateDirectionVector(A, ' $(S))
2: X / % 2 active direction vectors
3: X̄ / % 2 direction vectors set to zero
4: v / True 2 violator flag
5: N̂ / N






8: for i/ 1, N̂ do
9: X[i] = ' $(si)$ µ
10: violator / 0
11: for i/ 1, N̂ do 2 find the largest violator
12: if (X[i] > 0) 0 (A[i] = -) 1 (X[i] < 0) 0 (A[i] = +) then
13: if
''X[i]
'' > violator then
14: violator / |X[i]|
15: j = i
16: if violator > 0 then
17: N̂ = N̂ $ 1
18: ' $(S)/ ' $(S) \ ' $j(sj)
19: X / X\X[j]
20: X̄ / X̄ 2 0
21: v / True
22: else
23: return X 2 X̄
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